blob: aba542d63d6d7cc9dc358236346961d5a486a3b8 [file] [log] [blame]
Peter Ujfalusi3f187f82012-07-26 17:01:32 +03001/*
2 * Device Tree Source for OMAP2420 SoC
3 *
4 * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
5 *
6 * This file is licensed under the terms of the GNU General Public License
7 * version 2. This program is licensed "as is" without any warranty of any
8 * kind, whether express or implied.
9 */
10
Florian Vaussard98ef79572013-05-31 14:32:55 +020011#include "omap2.dtsi"
Peter Ujfalusi3f187f82012-07-26 17:01:32 +030012
13/ {
14 compatible = "ti,omap2420", "ti,omap2";
15
16 ocp {
Tero Kristo72b10ac2015-02-12 10:38:16 +020017 l4: l4@48000000 {
18 compatible = "ti,omap2-l4", "simple-bus";
Tony Lindgren679e3312012-09-10 10:34:51 -070019 #address-cells = <1>;
Tero Kristo72b10ac2015-02-12 10:38:16 +020020 #size-cells = <1>;
21 ranges = <0 0x48000000 0x100000>;
22
23 prcm: prcm@8000 {
24 compatible = "ti,omap2-prcm";
25 reg = <0x8000 0x1000>;
26
27 prcm_clocks: clocks {
28 #address-cells = <1>;
29 #size-cells = <0>;
30 };
31
32 prcm_clockdomains: clockdomains {
33 };
34 };
35
36 scm: scm@0 {
37 compatible = "ti,omap2-scm", "simple-bus";
38 reg = <0x0 0x1000>;
39 #address-cells = <1>;
40 #size-cells = <1>;
Tony Lindgrenbe76fd32016-11-07 08:27:49 -070041 #pinctrl-cells = <1>;
Tero Kristo72b10ac2015-02-12 10:38:16 +020042 ranges = <0 0x0 0x1000>;
43
44 omap2420_pmx: pinmux@30 {
45 compatible = "ti,omap2420-padconf",
46 "pinctrl-single";
47 reg = <0x30 0x0113>;
48 #address-cells = <1>;
49 #size-cells = <0>;
Tony Lindgrenbe76fd32016-11-07 08:27:49 -070050 #pinctrl-cells = <1>;
Tero Kristo72b10ac2015-02-12 10:38:16 +020051 pinctrl-single,register-width = <8>;
52 pinctrl-single,function-mask = <0x3f>;
53 };
54
55 scm_conf: scm_conf@270 {
56 compatible = "syscon";
57 reg = <0x270 0x100>;
58 #address-cells = <1>;
59 #size-cells = <1>;
60
61 scm_clocks: clocks {
62 #address-cells = <1>;
63 #size-cells = <0>;
64 };
65 };
66
67 scm_clockdomains: clockdomains {
68 };
69 };
70
71 counter32k: counter@4000 {
72 compatible = "ti,omap-counter32k";
73 reg = <0x4000 0x20>;
74 ti,hwmods = "counter_32k";
75 };
Tony Lindgren679e3312012-09-10 10:34:51 -070076 };
77
Jon Hunter423182e2013-02-28 15:32:00 -060078 gpio1: gpio@48018000 {
79 compatible = "ti,omap2-gpio";
80 reg = <0x48018000 0x200>;
81 interrupts = <29>;
82 ti,hwmods = "gpio1";
Jon Huntere4b9b9f2013-04-04 15:16:16 -050083 ti,gpio-always-on;
Jon Hunter423182e2013-02-28 15:32:00 -060084 #gpio-cells = <2>;
85 gpio-controller;
86 #interrupt-cells = <2>;
87 interrupt-controller;
88 };
89
90 gpio2: gpio@4801a000 {
91 compatible = "ti,omap2-gpio";
92 reg = <0x4801a000 0x200>;
93 interrupts = <30>;
94 ti,hwmods = "gpio2";
Jon Huntere4b9b9f2013-04-04 15:16:16 -050095 ti,gpio-always-on;
Jon Hunter423182e2013-02-28 15:32:00 -060096 #gpio-cells = <2>;
97 gpio-controller;
98 #interrupt-cells = <2>;
99 interrupt-controller;
100 };
101
102 gpio3: gpio@4801c000 {
103 compatible = "ti,omap2-gpio";
104 reg = <0x4801c000 0x200>;
105 interrupts = <31>;
106 ti,hwmods = "gpio3";
Jon Huntere4b9b9f2013-04-04 15:16:16 -0500107 ti,gpio-always-on;
Jon Hunter423182e2013-02-28 15:32:00 -0600108 #gpio-cells = <2>;
109 gpio-controller;
110 #interrupt-cells = <2>;
111 interrupt-controller;
112 };
113
114 gpio4: gpio@4801e000 {
115 compatible = "ti,omap2-gpio";
116 reg = <0x4801e000 0x200>;
117 interrupts = <32>;
118 ti,hwmods = "gpio4";
Jon Huntere4b9b9f2013-04-04 15:16:16 -0500119 ti,gpio-always-on;
Jon Hunter423182e2013-02-28 15:32:00 -0600120 #gpio-cells = <2>;
121 gpio-controller;
122 #interrupt-cells = <2>;
123 interrupt-controller;
124 };
125
Jon Hunter1c7dbb52013-02-22 15:33:31 -0600126 gpmc: gpmc@6800a000 {
127 compatible = "ti,omap2420-gpmc";
128 reg = <0x6800a000 0x1000>;
129 #address-cells = <2>;
130 #size-cells = <1>;
131 interrupts = <20>;
132 gpmc,num-cs = <8>;
133 gpmc,num-waitpins = <4>;
134 ti,hwmods = "gpmc";
Roger Quadrosffee5bf2016-04-07 13:25:28 +0300135 interrupt-controller;
136 #interrupt-cells = <2>;
137 gpio-controller;
138 #gpio-cells = <2>;
Jon Hunter1c7dbb52013-02-22 15:33:31 -0600139 };
140
Peter Ujfalusi3f187f82012-07-26 17:01:32 +0300141 mcbsp1: mcbsp@48074000 {
142 compatible = "ti,omap2420-mcbsp";
143 reg = <0x48074000 0xff>;
144 reg-names = "mpu";
145 interrupts = <59>, /* TX interrupt */
146 <60>; /* RX interrupt */
147 interrupt-names = "tx", "rx";
Peter Ujfalusi3f187f82012-07-26 17:01:32 +0300148 ti,hwmods = "mcbsp1";
Sebastien Guiriec4e4ead72013-03-11 08:50:21 +0100149 dmas = <&sdma 31>,
150 <&sdma 32>;
151 dma-names = "tx", "rx";
Peter Ujfalusifaa00de2014-01-24 10:19:06 +0200152 status = "disabled";
Peter Ujfalusi3f187f82012-07-26 17:01:32 +0300153 };
154
155 mcbsp2: mcbsp@48076000 {
156 compatible = "ti,omap2420-mcbsp";
157 reg = <0x48076000 0xff>;
158 reg-names = "mpu";
159 interrupts = <62>, /* TX interrupt */
160 <63>; /* RX interrupt */
161 interrupt-names = "tx", "rx";
Peter Ujfalusi3f187f82012-07-26 17:01:32 +0300162 ti,hwmods = "mcbsp2";
Sebastien Guiriec4e4ead72013-03-11 08:50:21 +0100163 dmas = <&sdma 33>,
164 <&sdma 34>;
165 dma-names = "tx", "rx";
Peter Ujfalusifaa00de2014-01-24 10:19:06 +0200166 status = "disabled";
Peter Ujfalusi3f187f82012-07-26 17:01:32 +0300167 };
Jon Hunterfab8ad02012-10-19 09:59:00 -0500168
Tony Lindgren467f4bd2013-11-14 15:25:09 -0800169 msdi1: mmc@4809c000 {
170 compatible = "ti,omap2420-mmc";
171 ti,hwmods = "msdi1";
172 reg = <0x4809c000 0x80>;
173 interrupts = <83>;
174 dmas = <&sdma 61 &sdma 62>;
175 dma-names = "tx", "rx";
176 };
177
Suman Anna4fe5bd52014-04-22 17:23:36 -0500178 mailbox: mailbox@48094000 {
179 compatible = "ti,omap2-mailbox";
180 reg = <0x48094000 0x200>;
181 interrupts = <26>, <34>;
182 interrupt-names = "dsp", "iva";
183 ti,hwmods = "mailbox";
Suman Anna24df0452014-11-03 17:07:35 -0600184 #mbox-cells = <1>;
Suman Anna41ffada2014-07-11 16:44:34 -0500185 ti,mbox-num-users = <4>;
186 ti,mbox-num-fifos = <6>;
Suman Annad27704d2014-09-10 14:27:23 -0500187 mbox_dsp: dsp {
188 ti,mbox-tx = <0 0 0>;
189 ti,mbox-rx = <1 0 0>;
190 };
191 mbox_iva: iva {
192 ti,mbox-tx = <2 1 3>;
193 ti,mbox-rx = <3 1 3>;
194 };
Suman Anna4fe5bd52014-04-22 17:23:36 -0500195 };
196
Jon Hunterfab8ad02012-10-19 09:59:00 -0500197 timer1: timer@48028000 {
Jon Hunter002e1ec2013-03-19 12:38:18 -0500198 compatible = "ti,omap2420-timer";
Jon Hunterfab8ad02012-10-19 09:59:00 -0500199 reg = <0x48028000 0x400>;
200 interrupts = <37>;
201 ti,hwmods = "timer1";
202 ti,timer-alwon;
203 };
Tony Lindgren467f4bd2013-11-14 15:25:09 -0800204
205 wd_timer2: wdt@48022000 {
206 compatible = "ti,omap2-wdt";
207 ti,hwmods = "wd_timer2";
208 reg = <0x48022000 0x80>;
209 };
Peter Ujfalusi3f187f82012-07-26 17:01:32 +0300210 };
211};
Tony Lindgren467f4bd2013-11-14 15:25:09 -0800212
213&i2c1 {
214 compatible = "ti,omap2420-i2c";
215};
216
217&i2c2 {
218 compatible = "ti,omap2420-i2c";
219};
Tero Kristo69a1e7a2014-02-24 18:51:05 +0200220
221/include/ "omap24xx-clocks.dtsi"
222/include/ "omap2420-clocks.dtsi"