blob: cffd25ed02400fb472fe8e56bcc5067ae373d7f0 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * include/asm-sh/cpu-sh4/freq.h
3 *
4 * Copyright (C) 2002, 2003 Paul Mundt
5 *
6 * This file is subject to the terms and conditions of the GNU General Public
7 * License. See the file "COPYING" in the main directory of this archive
8 * for more details.
9 */
10#ifndef __ASM_CPU_SH4_FREQ_H
11#define __ASM_CPU_SH4_FREQ_H
12
Paul Mundt178dd0c2008-04-09 17:56:18 +090013#if defined(CONFIG_CPU_SUBTYPE_SH7722) || \
14 defined(CONFIG_CPU_SUBTYPE_SH7723) || \
Yoshihiro Shimodaa4e1d082008-07-07 21:11:51 +090015 defined(CONFIG_CPU_SUBTYPE_SH7343) || \
Paul Mundt178dd0c2008-04-09 17:56:18 +090016 defined(CONFIG_CPU_SUBTYPE_SH7366)
Linus Torvalds1da177e2005-04-16 15:20:36 -070017#define FRQCR 0xa4150000
dmitry pervushin1929cb32007-04-24 13:39:09 +090018#define VCLKCR 0xa4150004
19#define SCLKACR 0xa4150008
20#define SCLKBCR 0xa415000c
21#define IrDACLKCR 0xa4150010
Magnus Dammaea167c2008-07-17 18:56:15 +090022#define MSTPCR0 0xa4150030
23#define MSTPCR1 0xa4150034
24#define MSTPCR2 0xa4150038
Yoshihiro Shimodac01f0f12009-08-21 16:30:28 +090025#elif defined(CONFIG_CPU_SUBTYPE_SH7757)
26#define FRQCR 0xffc80000
27#define OSCCR 0xffc80018
28#define PLLCR 0xffc80024
Yoshihiro Shimoda7d740a02008-01-07 14:40:07 +090029#elif defined(CONFIG_CPU_SUBTYPE_SH7763) || \
30 defined(CONFIG_CPU_SUBTYPE_SH7780)
Paul Mundt36ddf312006-01-16 22:14:17 -080031#define FRQCR 0xffc80000
Kuninori Morimoto0207a2e2009-04-16 14:40:56 +090032#elif defined(CONFIG_CPU_SUBTYPE_SH7724)
33#define FRQCRA 0xa4150000
34#define FRQCRB 0xa4150004
35#define VCLKCR 0xa4150048
36
37#define FCLKACR 0xa4150008
38#define FCLKBCR 0xa415000c
39#define FRQCR FRQCRA
40#define SCLKACR FCLKACR
41#define SCLKBCR FCLKBCR
42#define FCLKACR 0xa4150008
43#define FCLKBCR 0xa415000c
44#define IrDACLKCR 0xa4150018
45
46#define MSTPCR0 0xa4150030
47#define MSTPCR1 0xa4150034
48#define MSTPCR2 0xa4150038
49
Paul Mundt32351a22007-03-12 14:38:59 +090050#elif defined(CONFIG_CPU_SUBTYPE_SH7785)
51#define FRQCR0 0xffc80000
52#define FRQCR1 0xffc80004
53#define FRQMR1 0xffc80014
Kuninori Morimoto55ba99e2009-03-03 15:40:25 +090054#elif defined(CONFIG_CPU_SUBTYPE_SH7786)
55#define FRQCR0 0xffc40000
56#define FRQCR1 0xffc40004
57#define FRQMR1 0xffc40014
Paul Mundt2b1bd1a2007-06-20 18:27:10 +090058#elif defined(CONFIG_CPU_SUBTYPE_SHX3)
Paul Mundt5924ad02010-10-01 23:49:56 +090059#define FRQCR0 0xffc00000
60#define FRQCR1 0xffc00004
61#define FRQMR1 0xffc00014
Linus Torvalds1da177e2005-04-16 15:20:36 -070062#else
63#define FRQCR 0xffc00000
Evgeniy Polyakov66c52272007-05-31 13:46:21 +090064#define FRQCR_PSTBY 0x0200
65#define FRQCR_PLLEN 0x0400
66#define FRQCR_CKOEN 0x0800
Linus Torvalds1da177e2005-04-16 15:20:36 -070067#endif
68#define MIN_DIVISOR_NR 0
69#define MAX_DIVISOR_NR 3
70
71#endif /* __ASM_CPU_SH4_FREQ_H */
72