blob: e3b4809fbe82c4798b7e5bef55e666505d6df527 [file] [log] [blame]
Yakir Yang12df9c52016-02-15 19:01:43 +08001Rockchip specific extensions to the Analogix Display Port PHY
2------------------------------------
3
4Required properties:
5- compatible : should be one of the following supported values:
6 - "rockchip.rk3288-dp-phy"
7- clocks: from common clock binding: handle to dp clock.
8 of memory mapped region.
9- clock-names: from common clock binding:
10 Required elements: "24m"
Yakir Yang12df9c52016-02-15 19:01:43 +080011- #phy-cells : from the generic PHY bindings, must be 0;
12
13Example:
14
Heiko Stuebner0311c762016-03-24 22:29:01 +010015grf: syscon@ff770000 {
16 compatible = "rockchip,rk3288-grf", "syscon", "simple-mfd";
17
18...
19
20 edp_phy: edp-phy {
21 compatible = "rockchip,rk3288-dp-phy";
22 clocks = <&cru SCLK_EDP_24M>;
23 clock-names = "24m";
24 #phy-cells = <0>;
25 };
Yakir Yang12df9c52016-02-15 19:01:43 +080026};