Luca Weiss | 9b02244 | 2023-04-14 14:47:36 +0200 | [diff] [blame^] | 1 | &soc { |
| 2 | replicator_qdss: replicator@6046000 { |
| 3 | compatible = "arm,primecell"; |
| 4 | arm,primecell-periphid = <0x000bb909>; |
| 5 | |
| 6 | reg = <0x6046000 0x1000>; |
| 7 | reg-names = "replicator-base"; |
| 8 | |
| 9 | coresight-name = "coresight-replicator-qdss"; |
| 10 | |
| 11 | clocks = <&clock_aop QDSS_CLK>; |
| 12 | clock-names = "apb_pclk"; |
| 13 | |
| 14 | ports { |
| 15 | #address-cells = <1>; |
| 16 | #size-cells = <0>; |
| 17 | port@0 { |
| 18 | reg = <0>; |
| 19 | replicator0_out_tmc_etr: endpoint { |
| 20 | remote-endpoint= |
| 21 | <&tmc_etr_in_replicator0>; |
| 22 | }; |
| 23 | }; |
| 24 | |
| 25 | port@1 { |
| 26 | reg = <0>; |
| 27 | replicator_cx_in_swao_out: endpoint { |
| 28 | slave-mode; |
| 29 | remote-endpoint= |
| 30 | <&replicator_swao_out_cx_in>; |
| 31 | }; |
| 32 | }; |
| 33 | }; |
| 34 | }; |
| 35 | |
| 36 | replicator_swao: replicator@6b06000 { |
| 37 | compatible = "arm,primecell"; |
| 38 | arm,primecell-periphid = <0x000bb909>; |
| 39 | |
| 40 | reg = <0x6b06000 0x1000>; |
| 41 | reg-names = "replicator-base"; |
| 42 | |
| 43 | coresight-name = "coresight-replicator-swao"; |
| 44 | |
| 45 | clocks = <&clock_aop QDSS_CLK>; |
| 46 | clock-names = "apb_pclk"; |
| 47 | |
| 48 | ports { |
| 49 | #address-cells = <1>; |
| 50 | #size-cells = <0>; |
| 51 | |
| 52 | /* Always have EUD before funnel leading to ETR. If both |
| 53 | * sink are active we need to give preference to EUD |
| 54 | * over ETR |
| 55 | */ |
| 56 | port@0 { |
| 57 | reg = <1>; |
| 58 | replicator_swao_out_eud: endpoint { |
| 59 | remote-endpoint = |
| 60 | <&eud_in_replicator_swao>; |
| 61 | }; |
| 62 | }; |
| 63 | |
| 64 | port@1 { |
| 65 | reg = <0>; |
| 66 | replicator_swao_out_cx_in: endpoint { |
| 67 | remote-endpoint = |
| 68 | <&replicator_cx_in_swao_out>; |
| 69 | }; |
| 70 | }; |
| 71 | |
| 72 | port@2 { |
| 73 | reg = <0>; |
| 74 | replicator_swao_in_tmc_etf_swao: endpoint { |
| 75 | slave-mode; |
| 76 | remote-endpoint = |
| 77 | <&tmc_etf_swao_out_replicator_swao>; |
| 78 | }; |
| 79 | }; |
| 80 | }; |
| 81 | }; |
| 82 | |
| 83 | dummy_eud: dummy_sink { |
| 84 | compatible = "qcom,coresight-dummy"; |
| 85 | |
| 86 | coresight-name = "coresight-eud"; |
| 87 | |
| 88 | qcom,dummy-sink; |
| 89 | port { |
| 90 | eud_in_replicator_swao: endpoint { |
| 91 | slave-mode; |
| 92 | remote-endpoint = |
| 93 | <&replicator_swao_out_eud>; |
| 94 | }; |
| 95 | }; |
| 96 | }; |
| 97 | |
| 98 | tmc_etf_swao: tmc@6b05000 { |
| 99 | compatible = "arm,primecell"; |
| 100 | arm,primecell-periphid = <0x000bb961>; |
| 101 | |
| 102 | reg = <0x6b05000 0x1000>; |
| 103 | reg-names = "tmc-base"; |
| 104 | |
| 105 | coresight-name = "coresight-tmc-etf"; |
| 106 | coresight-ctis = <&cti0_swao &cti3_swao>; |
| 107 | coresight-csr = <&swao_csr>; |
| 108 | clocks = <&clock_aop QDSS_CLK>; |
| 109 | clock-names = "apb_pclk"; |
| 110 | |
| 111 | ports { |
| 112 | #address-cells = <1>; |
| 113 | #size-cells = <0>; |
| 114 | port@0 { |
| 115 | reg = <0>; |
| 116 | tmc_etf_swao_out_replicator_swao: endpoint { |
| 117 | remote-endpoint= |
| 118 | <&replicator_swao_in_tmc_etf_swao>; |
| 119 | }; |
| 120 | }; |
| 121 | |
| 122 | port@1 { |
| 123 | reg = <0>; |
| 124 | tmc_etf_swao_in_funnel_swao: endpoint { |
| 125 | slave-mode; |
| 126 | remote-endpoint= |
| 127 | <&funnel_swao_out_tmc_etf_swao>; |
| 128 | }; |
| 129 | }; |
| 130 | }; |
| 131 | }; |
| 132 | |
| 133 | funnel_swao: funnel@6b04000 { |
| 134 | compatible = "arm,primecell"; |
| 135 | arm,primecell-periphid = <0x000bb908>; |
| 136 | |
| 137 | reg = <0x6b04000 0x1000>; |
| 138 | reg-names = "funnel-base"; |
| 139 | |
| 140 | coresight-name = "coresight-funnel-swao"; |
| 141 | |
| 142 | clocks = <&clock_aop QDSS_CLK>; |
| 143 | clock-names = "apb_pclk"; |
| 144 | |
| 145 | ports { |
| 146 | #address-cells = <1>; |
| 147 | #size-cells = <0>; |
| 148 | port@0 { |
| 149 | reg = <0>; |
| 150 | funnel_swao_out_tmc_etf_swao: endpoint { |
| 151 | remote-endpoint = |
| 152 | <&tmc_etf_swao_in_funnel_swao>; |
| 153 | }; |
| 154 | }; |
| 155 | |
| 156 | port@1 { |
| 157 | reg = <3>; |
| 158 | funnel_swao_in_ssc_etm0: endpoint { |
| 159 | slave-mode; |
| 160 | remote-endpoint= |
| 161 | <&ssc_etm0_out_funnel_swao>; |
| 162 | }; |
| 163 | }; |
| 164 | |
| 165 | port@2 { |
| 166 | reg = <5>; |
| 167 | funnel_swao_in_audio_etm0: endpoint { |
| 168 | slave-mode; |
| 169 | remote-endpoint= |
| 170 | <&audio_etm0_out_funnel_swao>; |
| 171 | }; |
| 172 | }; |
| 173 | |
| 174 | port@3 { |
| 175 | reg = <6>; |
| 176 | funnel_swao_in_tpda_swao: endpoint { |
| 177 | slave-mode; |
| 178 | remote-endpoint= |
| 179 | <&tpda_swao_out_funnel_swao>; |
| 180 | }; |
| 181 | }; |
| 182 | |
| 183 | port@4 { |
| 184 | reg = <7>; |
| 185 | funnel_swao_in_funnel_merg: endpoint { |
| 186 | slave-mode; |
| 187 | remote-endpoint= |
| 188 | <&funnel_merg_out_funnel_swao>; |
| 189 | }; |
| 190 | }; |
| 191 | |
| 192 | port@5 { |
| 193 | reg = <5>; |
| 194 | funnel_swao_in_lpass_lpi: endpoint { |
| 195 | slave-mode; |
| 196 | remote-endpoint= |
| 197 | <&lpass_lpi_out_funnel_swao>; |
| 198 | }; |
| 199 | }; |
| 200 | }; |
| 201 | }; |
| 202 | |
| 203 | tpda_swao: tpda@6b08000 { |
| 204 | compatible = "arm,primecell"; |
| 205 | arm,primecell-periphid = <0x000bb969>; |
| 206 | reg = <0x6b08000 0x1000>; |
| 207 | reg-names = "tpda-base"; |
| 208 | |
| 209 | coresight-name = "coresight-tpda-swao"; |
| 210 | |
| 211 | qcom,tpda-atid = <71>; |
| 212 | qcom,dsb-elem-size = <1 32>; |
| 213 | qcom,cmb-elem-size = <0 64>; |
| 214 | |
| 215 | clocks = <&clock_aop QDSS_CLK>; |
| 216 | clock-names = "apb_pclk"; |
| 217 | |
| 218 | ports { |
| 219 | #address-cells = <1>; |
| 220 | #size-cells = <0>; |
| 221 | port@0 { |
| 222 | reg = <0>; |
| 223 | tpda_swao_out_funnel_swao: endpoint { |
| 224 | remote-endpoint = |
| 225 | <&funnel_swao_in_tpda_swao>; |
| 226 | }; |
| 227 | |
| 228 | }; |
| 229 | |
| 230 | port@1 { |
| 231 | reg = <0>; |
| 232 | tpda_swao_in_tpdm_swao0: endpoint { |
| 233 | slave-mode; |
| 234 | remote-endpoint = |
| 235 | <&tpdm_swao0_out_tpda_swao>; |
| 236 | }; |
| 237 | }; |
| 238 | |
| 239 | port@2 { |
| 240 | reg = <1>; |
| 241 | tpda_swao_in_tpdm_swao1: endpoint { |
| 242 | slave-mode; |
| 243 | remote-endpoint = |
| 244 | <&tpdm_swao1_out_tpda_swao>; |
| 245 | }; |
| 246 | }; |
| 247 | }; |
| 248 | }; |
| 249 | |
| 250 | tpdm_swao0: tpdm@6b09000 { |
| 251 | compatible = "arm,primecell"; |
| 252 | arm,primecell-periphid = <0x000bb968>; |
| 253 | |
| 254 | reg = <0x6b09000 0x1000>; |
| 255 | reg-names = "tpdm-base"; |
| 256 | |
| 257 | coresight-name = "coresight-tpdm-swao-0"; |
| 258 | |
| 259 | clocks = <&clock_aop QDSS_CLK>; |
| 260 | clock-names = "apb_pclk"; |
| 261 | |
| 262 | port { |
| 263 | tpdm_swao0_out_tpda_swao: endpoint { |
| 264 | remote-endpoint = <&tpda_swao_in_tpdm_swao0>; |
| 265 | }; |
| 266 | }; |
| 267 | }; |
| 268 | |
| 269 | tpdm_swao1: tpdm@6b0a000 { |
| 270 | compatible = "arm,primecell"; |
| 271 | arm,primecell-periphid = <0x000bb968>; |
| 272 | reg = <0x6b0a000 0x1000>; |
| 273 | reg-names = "tpdm-base"; |
| 274 | |
| 275 | coresight-name="coresight-tpdm-swao-1"; |
| 276 | |
| 277 | clocks = <&clock_aop QDSS_CLK>; |
| 278 | clock-names = "apb_pclk"; |
| 279 | |
| 280 | qcom,msr-fix-req; |
| 281 | |
| 282 | port { |
| 283 | tpdm_swao1_out_tpda_swao: endpoint { |
| 284 | remote-endpoint = <&tpda_swao_in_tpdm_swao1>; |
| 285 | }; |
| 286 | }; |
| 287 | }; |
| 288 | |
| 289 | tmc_etr: tmc@6048000 { |
| 290 | compatible = "arm,primecell"; |
| 291 | arm,primecell-periphid = <0x000bb961>; |
| 292 | |
| 293 | reg = <0x6048000 0x1000>, |
| 294 | <0x6064000 0x15000>; |
| 295 | reg-names = "tmc-base", "bam-base"; |
| 296 | |
| 297 | iommus = <&apps_smmu 0x0480 0>, |
| 298 | <&apps_smmu 0x0520 0>; |
| 299 | #address-cells = <1>; |
| 300 | #size-cells = <1>; |
| 301 | ranges; |
| 302 | |
| 303 | arm,buffer-size = <0x400000>; |
| 304 | arm,scatter-gather; |
| 305 | |
| 306 | coresight-name = "coresight-tmc-etr"; |
| 307 | coresight-ctis = <&cti0 &cti3_swao>; |
| 308 | coresight-csr = <&csr>; |
| 309 | |
| 310 | clocks = <&clock_aop QDSS_CLK>; |
| 311 | clock-names = "apb_pclk"; |
| 312 | |
| 313 | interrupts = <GIC_SPI 270 IRQ_TYPE_EDGE_RISING>; |
| 314 | interrupt-names = "byte-cntr-irq"; |
| 315 | |
| 316 | port { |
| 317 | tmc_etr_in_replicator0: endpoint { |
| 318 | slave-mode; |
| 319 | remote-endpoint = <&replicator0_out_tmc_etr>; |
| 320 | }; |
| 321 | }; |
| 322 | }; |
| 323 | |
| 324 | funnel_merg: funnel@6045000 { |
| 325 | compatible = "arm,primecell"; |
| 326 | arm,primecell-periphid = <0x000bb908>; |
| 327 | |
| 328 | reg = <0x6045000 0x1000>; |
| 329 | reg-names = "funnel-base"; |
| 330 | |
| 331 | coresight-name = "coresight-funnel-merg"; |
| 332 | |
| 333 | clocks = <&clock_aop QDSS_CLK>; |
| 334 | clock-names = "apb_pclk"; |
| 335 | |
| 336 | ports { |
| 337 | #address-cells = <1>; |
| 338 | #size-cells = <0>; |
| 339 | port@0 { |
| 340 | reg = <0>; |
| 341 | funnel_merg_out_funnel_swao: endpoint { |
| 342 | remote-endpoint = |
| 343 | <&funnel_swao_in_funnel_merg>; |
| 344 | }; |
| 345 | }; |
| 346 | |
| 347 | port@1 { |
| 348 | reg = <0>; |
| 349 | funnel_merg_in_funnel_in0: endpoint { |
| 350 | slave-mode; |
| 351 | remote-endpoint = |
| 352 | <&funnel_in0_out_funnel_merg>; |
| 353 | }; |
| 354 | }; |
| 355 | |
| 356 | port@2 { |
| 357 | reg = <1>; |
| 358 | funnel_merg_in_funnel_in1: endpoint { |
| 359 | slave-mode; |
| 360 | remote-endpoint = |
| 361 | <&funnel_in1_out_funnel_merg>; |
| 362 | }; |
| 363 | }; |
| 364 | }; |
| 365 | }; |
| 366 | |
| 367 | stm: stm@6002000 { |
| 368 | compatible = "arm,primecell"; |
| 369 | arm,primecell-periphid = <0x000bb962>; |
| 370 | |
| 371 | reg = <0x6002000 0x1000>, |
| 372 | <0x16280000 0x180000>, |
| 373 | <0x7820f0 0x4>; |
| 374 | reg-names = "stm-base", "stm-stimulus-base", "stm-debug-status"; |
| 375 | |
| 376 | coresight-name = "coresight-stm"; |
| 377 | |
| 378 | clocks = <&clock_aop QDSS_CLK>; |
| 379 | clock-names = "apb_pclk"; |
| 380 | |
| 381 | port { |
| 382 | stm_out_funnel_in0: endpoint { |
| 383 | remote-endpoint = <&funnel_in0_in_stm>; |
| 384 | }; |
| 385 | }; |
| 386 | }; |
| 387 | |
| 388 | csr: csr@6001000 { |
| 389 | compatible = "qcom,coresight-csr"; |
| 390 | reg = <0x6001000 0x1000>; |
| 391 | reg-names = "csr-base"; |
| 392 | |
| 393 | coresight-name = "coresight-csr"; |
| 394 | qcom,usb-bam-support; |
| 395 | qcom,hwctrl-set-support; |
| 396 | qcom,set-byte-cntr-support; |
| 397 | |
| 398 | qcom,blk-size = <1>; |
| 399 | }; |
| 400 | |
| 401 | swao_csr: csr@6b0c000 { |
| 402 | compatible = "qcom,coresight-csr"; |
| 403 | reg = <0x6b0c000 0x1000>; |
| 404 | reg-names = "csr-base"; |
| 405 | |
| 406 | coresight-name = "coresight-swao-csr"; |
| 407 | qcom,timestamp-support; |
| 408 | |
| 409 | clocks = <&clock_aop QDSS_CLK>; |
| 410 | clock-names = "apb_pclk"; |
| 411 | |
| 412 | qcom,blk-size = <1>; |
| 413 | }; |
| 414 | |
| 415 | funnel_in0: funnel@6041000 { |
| 416 | compatible = "arm,primecell"; |
| 417 | arm,primecell-periphid = <0x000bb908>; |
| 418 | |
| 419 | reg = <0x6041000 0x1000>; |
| 420 | reg-names = "funnel-base"; |
| 421 | |
| 422 | coresight-name = "coresight-funnel-in0"; |
| 423 | |
| 424 | clocks = <&clock_aop QDSS_CLK>; |
| 425 | clock-names = "apb_pclk"; |
| 426 | |
| 427 | ports { |
| 428 | #address-cells = <1>; |
| 429 | #size-cells = <0>; |
| 430 | port@0 { |
| 431 | reg = <0>; |
| 432 | funnel_in0_out_funnel_merg: endpoint { |
| 433 | remote-endpoint = |
| 434 | <&funnel_merg_in_funnel_in0>; |
| 435 | }; |
| 436 | }; |
| 437 | |
| 438 | port@1 { |
| 439 | reg = <6>; |
| 440 | funnel_in0_in_funnel_qatb: endpoint { |
| 441 | slave-mode; |
| 442 | remote-endpoint = |
| 443 | <&funnel_qatb_out_funnel_in0>; |
| 444 | }; |
| 445 | }; |
| 446 | |
| 447 | port@2 { |
| 448 | reg = <7>; |
| 449 | funnel_in0_in_stm: endpoint { |
| 450 | slave-mode; |
| 451 | remote-endpoint = <&stm_out_funnel_in0>; |
| 452 | }; |
| 453 | }; |
| 454 | }; |
| 455 | }; |
| 456 | |
| 457 | funnel_in1: funnel@6042000 { |
| 458 | compatible = "arm,primecell"; |
| 459 | arm,primecell-periphid = <0x000bb908>; |
| 460 | |
| 461 | reg = <0x6042000 0x1000>; |
| 462 | reg-names = "funnel-base"; |
| 463 | |
| 464 | coresight-name = "coresight-funnel-in1"; |
| 465 | |
| 466 | clocks = <&clock_aop QDSS_CLK>; |
| 467 | clock-names = "apb_pclk"; |
| 468 | |
| 469 | ports { |
| 470 | #address-cells = <1>; |
| 471 | #size-cells = <0>; |
| 472 | port@0 { |
| 473 | reg = <0>; |
| 474 | funnel_in1_out_funnel_merg: endpoint { |
| 475 | remote-endpoint = |
| 476 | <&funnel_merg_in_funnel_in1>; |
| 477 | }; |
| 478 | }; |
| 479 | |
| 480 | port@1 { |
| 481 | reg = <1>; |
| 482 | funnel_in1_in_funnel_dl_north: endpoint { |
| 483 | slave-mode; |
| 484 | remote-endpoint = |
| 485 | <&funnel_dl_north_out_funnel_in1>; |
| 486 | }; |
| 487 | }; |
| 488 | |
| 489 | port@2 { |
| 490 | reg = <4>; |
| 491 | funnel_in1_in_funnel_apss_merg: endpoint { |
| 492 | slave-mode; |
| 493 | remote-endpoint = |
| 494 | <&funnel_apss_merg_out_funnel_in1>; |
| 495 | }; |
| 496 | }; |
| 497 | }; |
| 498 | }; |
| 499 | |
| 500 | funnel_gpu: funnel@6902000 { |
| 501 | compatible = "arm,primecell"; |
| 502 | arm,primecell-periphid = <0x000bb908>; |
| 503 | |
| 504 | reg = <0x6902000 0x1000>; |
| 505 | reg-names = "funnel-base"; |
| 506 | |
| 507 | coresight-name = "coresight-funnel-gpu"; |
| 508 | |
| 509 | clocks = <&clock_aop QDSS_CLK>, |
| 510 | <&clock_gpucc GPU_CC_CXO_CLK>, |
| 511 | <&clock_gcc GCC_DDRSS_GPU_AXI_CLK>, |
| 512 | <&clock_gcc GCC_GPU_MEMNOC_GFX_CLK>, |
| 513 | <&clock_gpucc GPU_CC_CX_GMU_CLK>, |
| 514 | <&clock_gpucc GPU_CC_AHB_CLK>, |
| 515 | <&clock_cpucc L3_GPU_VOTE_CLK>; |
| 516 | |
| 517 | clock-names = "apb_pclk", |
| 518 | "rbbmtimer_clk", |
| 519 | "mem_clk", |
| 520 | "mem_iface_clk", |
| 521 | "gmu_clk", |
| 522 | "gpu_cc_ahb", |
| 523 | "l3_vote"; |
| 524 | |
| 525 | qcom,proxy-clks = "rbbmtimer_clk", |
| 526 | "mem_clk", |
| 527 | "mem_iface_clk", |
| 528 | "gmu_clk", |
| 529 | "gpu_cc_ahb", |
| 530 | "l3_vote"; |
| 531 | |
| 532 | vddcx-supply = <&gpu_cx_gdsc>; |
| 533 | vdd-supply = <&gpu_gx_gdsc>; |
| 534 | regulator-names = "vddcx", "vdd"; |
| 535 | qcom,proxy-regs = "vddcx", "vdd"; |
| 536 | |
| 537 | ports { |
| 538 | #address-cells = <1>; |
| 539 | #size-cells = <0>; |
| 540 | port@0 { |
| 541 | reg = <0>; |
| 542 | funnel_gpu_out_tpda: endpoint { |
| 543 | remote-endpoint = |
| 544 | <&tpda_in_funnel_gpu>; |
| 545 | }; |
| 546 | }; |
| 547 | |
| 548 | port@1 { |
| 549 | reg = <0>; |
| 550 | funnel_gpu_in_tpdm_gpu: endpoint { |
| 551 | slave-mode; |
| 552 | remote-endpoint = |
| 553 | <&tpdm_gpu_out_funnel_gpu>; |
| 554 | }; |
| 555 | }; |
| 556 | }; |
| 557 | }; |
| 558 | |
| 559 | tpdm_gpu: tpdm@6900000 { |
| 560 | compatible = "arm,primecell"; |
| 561 | arm,primecell-periphid = <0x0003b968>; |
| 562 | reg = <0x6900000 0x1000>; |
| 563 | reg-names = "tpdm-base"; |
| 564 | |
| 565 | coresight-name = "coresight-tpdm-gpu"; |
| 566 | |
| 567 | clocks = <&clock_aop QDSS_CLK>, |
| 568 | <&clock_gpucc GPU_CC_CXO_CLK>, |
| 569 | <&clock_gcc GCC_DDRSS_GPU_AXI_CLK>, |
| 570 | <&clock_gcc GCC_GPU_MEMNOC_GFX_CLK>, |
| 571 | <&clock_gpucc GPU_CC_CX_GMU_CLK>, |
| 572 | <&clock_gpucc GPU_CC_AHB_CLK>, |
| 573 | <&clock_cpucc L3_GPU_VOTE_CLK>; |
| 574 | clock-names = "apb_pclk", |
| 575 | "rbbmtimer_clk", |
| 576 | "mem_clk", |
| 577 | "mem_iface_clk", |
| 578 | "gmu_clk", |
| 579 | "gpu_cc_ahb", |
| 580 | "l3_vote"; |
| 581 | |
| 582 | qcom,proxy-clks = "rbbmtimer_clk", |
| 583 | "mem_clk", |
| 584 | "mem_iface_clk", |
| 585 | "gmu_clk", |
| 586 | "gpu_cc_ahb", |
| 587 | "l3_vote"; |
| 588 | |
| 589 | vddcx-supply = <&gpu_cx_gdsc>; |
| 590 | vdd-supply = <&gpu_gx_gdsc>; |
| 591 | regulator-names = "vddcx", "vdd"; |
| 592 | qcom,proxy-regs = "vddcx", "vdd"; |
| 593 | |
| 594 | port { |
| 595 | tpdm_gpu_out_funnel_gpu: endpoint { |
| 596 | remote-endpoint = <&funnel_gpu_in_tpdm_gpu>; |
| 597 | }; |
| 598 | }; |
| 599 | }; |
| 600 | |
| 601 | tpda: tpda@6004000 { |
| 602 | compatible = "arm,primecell"; |
| 603 | arm,primecell-periphid = <0x000bb969>; |
| 604 | reg = <0x6004000 0x1000>; |
| 605 | reg-names = "tpda-base"; |
| 606 | |
| 607 | coresight-name = "coresight-tpda"; |
| 608 | |
| 609 | qcom,tpda-atid = <65>; |
| 610 | qcom,bc-elem-size = <16 32>, |
| 611 | <24 32>, |
| 612 | <25 32>; |
| 613 | qcom,tc-elem-size = <16 32>, |
| 614 | <25 32>; |
| 615 | qcom,dsb-elem-size = <1 32>, |
| 616 | <6 32>, |
| 617 | <7 32>, |
| 618 | <10 32>, |
| 619 | <11 32>, |
| 620 | <12 32>, |
| 621 | <13 32>, |
| 622 | <14 32>, |
| 623 | <16 32>, |
| 624 | <19 32>, |
| 625 | <24 32>, |
| 626 | <25 32>; |
| 627 | qcom,cmb-elem-size = <7 64>, |
| 628 | <13 32>, |
| 629 | <15 32>, |
| 630 | <16 32>, |
| 631 | <17 32>, |
| 632 | <18 64>, |
| 633 | <20 64>, |
| 634 | <21 64>, |
| 635 | <22 32>, |
| 636 | <23 32>, |
| 637 | <25 64>; |
| 638 | |
| 639 | clocks = <&clock_aop QDSS_CLK>; |
| 640 | clock-names = "apb_pclk"; |
| 641 | |
| 642 | ports { |
| 643 | #address-cells = <1>; |
| 644 | #size-cells = <0>; |
| 645 | port@0 { |
| 646 | reg = <0>; |
| 647 | tpda_out_funnel_qatb: endpoint { |
| 648 | remote-endpoint = |
| 649 | <&funnel_qatb_in_tpda>; |
| 650 | }; |
| 651 | }; |
| 652 | |
| 653 | port@1 { |
| 654 | reg = <1>; |
| 655 | tpda_in_funnel_gpu: endpoint { |
| 656 | slave-mode; |
| 657 | remote-endpoint = |
| 658 | <&funnel_gpu_out_tpda>; |
| 659 | }; |
| 660 | }; |
| 661 | |
| 662 | port@2 { |
| 663 | reg = <6>; |
| 664 | tpda_6_in_tpdm_venus: endpoint { |
| 665 | slave-mode; |
| 666 | remote-endpoint = |
| 667 | <&tpdm_venus_out_tpda6>; |
| 668 | }; |
| 669 | }; |
| 670 | |
| 671 | port@3 { |
| 672 | reg = <7>; |
| 673 | tpda_7_in_tpdm_mdss: endpoint { |
| 674 | slave-mode; |
| 675 | remote-endpoint = |
| 676 | <&tpdm_mdss_out_tpda7>; |
| 677 | }; |
| 678 | }; |
| 679 | |
| 680 | port@4 { |
| 681 | reg = <9>; |
| 682 | tpda_9_in_tpdm_mm: endpoint { |
| 683 | slave-mode; |
| 684 | remote-endpoint = |
| 685 | <&tpdm_mm_out_tpda9>; |
| 686 | }; |
| 687 | }; |
| 688 | |
| 689 | port@5 { |
| 690 | reg = <10>; |
| 691 | tpda_10_in_funnel_dl_center: endpoint { |
| 692 | slave-mode; |
| 693 | remote-endpoint = |
| 694 | <&funnel_dl_center_out_tpda_10>; |
| 695 | }; |
| 696 | }; |
| 697 | |
| 698 | port@6 { |
| 699 | reg = <11>; |
| 700 | tpda_11_in_tpdm_ddr_ch02: endpoint { |
| 701 | slave-mode; |
| 702 | remote-endpoint = |
| 703 | <&tpdm_ddr_ch02_out_tpda11>; |
| 704 | }; |
| 705 | }; |
| 706 | |
| 707 | port@7 { |
| 708 | reg = <12>; |
| 709 | tpda_12_in_tpdm_ddr_ch13: endpoint { |
| 710 | slave-mode; |
| 711 | remote-endpoint = |
| 712 | <&tpdm_ddr_ch13_out_tpda12>; |
| 713 | }; |
| 714 | }; |
| 715 | |
| 716 | port@8 { |
| 717 | reg = <13>; |
| 718 | tpda_13_in_tpdm_ddr: endpoint { |
| 719 | slave-mode; |
| 720 | remote-endpoint = |
| 721 | <&tpdm_ddr_out_tpda13>; |
| 722 | }; |
| 723 | }; |
| 724 | |
| 725 | port@9 { |
| 726 | reg = <14>; |
| 727 | tpda_14_in_tpdm_turing: endpoint { |
| 728 | slave-mode; |
| 729 | remote-endpoint = |
| 730 | <&tpdm_turing_out_tpda14>; |
| 731 | }; |
| 732 | }; |
| 733 | |
| 734 | port@10 { |
| 735 | reg = <15>; |
| 736 | tpda_15_in_tpdm_llm_turing: endpoint { |
| 737 | slave-mode; |
| 738 | remote-endpoint = |
| 739 | <&tpdm_llm_turing_out_tpda15>; |
| 740 | }; |
| 741 | }; |
| 742 | |
| 743 | port@11 { |
| 744 | reg = <16>; |
| 745 | tpda_16_in_tpdm_npu: endpoint { |
| 746 | slave-mode; |
| 747 | remote-endpoint = |
| 748 | <&tpdm_npu_out_tpda16>; |
| 749 | }; |
| 750 | }; |
| 751 | |
| 752 | port@12 { |
| 753 | reg = <17>; |
| 754 | tpda_17_in_tpdm_npu_llm: endpoint { |
| 755 | slave-mode; |
| 756 | remote-endpoint = |
| 757 | <&tpdm_npu_llm_out_tpda17>; |
| 758 | }; |
| 759 | }; |
| 760 | |
| 761 | port@13 { |
| 762 | reg = <18>; |
| 763 | tpda_18_in_tpdm_npu_dpm: endpoint { |
| 764 | slave-mode; |
| 765 | remote-endpoint = |
| 766 | <&tpdm_npu_dpm_out_tpda18>; |
| 767 | }; |
| 768 | }; |
| 769 | |
| 770 | port@14 { |
| 771 | reg = <19>; |
| 772 | tpda_19_in_tpdm_dlct: endpoint { |
| 773 | slave-mode; |
| 774 | remote-endpoint = |
| 775 | <&tpdm_dlct_out_tpda19>; |
| 776 | }; |
| 777 | }; |
| 778 | |
| 779 | port@15 { |
| 780 | reg = <20>; |
| 781 | tpda_20_in_tpdm_ipcc: endpoint { |
| 782 | slave-mode; |
| 783 | remote-endpoint = |
| 784 | <&tpdm_ipcc_out_tpda20>; |
| 785 | }; |
| 786 | }; |
| 787 | |
| 788 | port@16 { |
| 789 | reg = <21>; |
| 790 | tpda_in_tpdm_vsense: endpoint { |
| 791 | slave-mode; |
| 792 | remote-endpoint = |
| 793 | <&tpdm_vsense_out_tpda>; |
| 794 | }; |
| 795 | }; |
| 796 | |
| 797 | port@17 { |
| 798 | reg = <22>; |
| 799 | tpda_in_tpdm_dcc: endpoint { |
| 800 | slave-mode; |
| 801 | remote-endpoint = |
| 802 | <&tpdm_dcc_out_tpda>; |
| 803 | }; |
| 804 | }; |
| 805 | |
| 806 | port@18 { |
| 807 | reg = <23>; |
| 808 | tpda_in_tpdm_prng: endpoint { |
| 809 | slave-mode; |
| 810 | remote-endpoint = |
| 811 | <&tpdm_prng_out_tpda>; |
| 812 | }; |
| 813 | }; |
| 814 | |
| 815 | port@19 { |
| 816 | reg = <24>; |
| 817 | tpda_in_tpdm_qm: endpoint { |
| 818 | slave-mode; |
| 819 | remote-endpoint = |
| 820 | <&tpdm_qm_out_tpda>; |
| 821 | }; |
| 822 | }; |
| 823 | |
| 824 | port@20 { |
| 825 | reg = <25>; |
| 826 | tpda_in_tpdm_pimem: endpoint { |
| 827 | slave-mode; |
| 828 | remote-endpoint = |
| 829 | <&tpdm_pimem_out_tpda>; |
| 830 | }; |
| 831 | }; |
| 832 | }; |
| 833 | }; |
| 834 | |
| 835 | tpdm_dcc: tpdm@6870000 { |
| 836 | compatible = "arm,primecell"; |
| 837 | arm,primecell-periphid = <0x0003b968>; |
| 838 | reg = <0x6870000 0x1000>; |
| 839 | reg-names = "tpdm-base"; |
| 840 | |
| 841 | coresight-name = "coresight-tpdm-dcc"; |
| 842 | |
| 843 | qcom,hw-enable-check; |
| 844 | |
| 845 | clocks = <&clock_aop QDSS_CLK>; |
| 846 | clock-names = "apb_pclk"; |
| 847 | |
| 848 | port { |
| 849 | tpdm_dcc_out_tpda: endpoint { |
| 850 | remote-endpoint = <&tpda_in_tpdm_dcc>; |
| 851 | }; |
| 852 | }; |
| 853 | }; |
| 854 | |
| 855 | tpdm_vsense: tpdm@6840000 { |
| 856 | compatible = "arm,primecell"; |
| 857 | arm,primecell-periphid = <0x000bb968>; |
| 858 | reg = <0x6840000 0x1000>; |
| 859 | reg-names = "tpdm-base"; |
| 860 | |
| 861 | status = "disabled"; |
| 862 | coresight-name = "coresight-tpdm-vsense"; |
| 863 | |
| 864 | clocks = <&clock_aop QDSS_CLK>; |
| 865 | clock-names = "apb_pclk"; |
| 866 | |
| 867 | port { |
| 868 | tpdm_vsense_out_tpda: endpoint { |
| 869 | remote-endpoint = <&tpda_in_tpdm_vsense>; |
| 870 | }; |
| 871 | }; |
| 872 | }; |
| 873 | |
| 874 | tpdm_prng: tpdm@684c000 { |
| 875 | compatible = "arm,primecell"; |
| 876 | arm,primecell-periphid = <0x000bb968>; |
| 877 | reg = <0x684c000 0x1000>; |
| 878 | reg-names = "tpdm-base"; |
| 879 | |
| 880 | coresight-name = "coresight-tpdm-prng"; |
| 881 | |
| 882 | clocks = <&clock_aop QDSS_CLK>; |
| 883 | clock-names = "apb_pclk"; |
| 884 | |
| 885 | port { |
| 886 | tpdm_prng_out_tpda: endpoint { |
| 887 | remote-endpoint = <&tpda_in_tpdm_prng>; |
| 888 | }; |
| 889 | }; |
| 890 | }; |
| 891 | |
| 892 | tpdm_pimem: tpdm@6850000 { |
| 893 | compatible = "arm,primecell"; |
| 894 | arm,primecell-periphid = <0x000bb968>; |
| 895 | reg = <0x6850000 0x1000>; |
| 896 | reg-names = "tpdm-base"; |
| 897 | |
| 898 | coresight-name = "coresight-tpdm-pimem"; |
| 899 | |
| 900 | clocks = <&clock_aop QDSS_CLK>; |
| 901 | clock-names = "apb_pclk"; |
| 902 | |
| 903 | port { |
| 904 | tpdm_pimem_out_tpda: endpoint { |
| 905 | remote-endpoint = <&tpda_in_tpdm_pimem>; |
| 906 | }; |
| 907 | }; |
| 908 | }; |
| 909 | |
| 910 | funnel_lpass: funnel@6846000 { |
| 911 | compatible = "arm,primecell"; |
| 912 | arm,primecell-periphid = <0x000bb908>; |
| 913 | |
| 914 | reg = <0x6846000 0x1000>; |
| 915 | reg-names = "funnel-base"; |
| 916 | |
| 917 | coresight-name = "coresight-funnel-lpass"; |
| 918 | |
| 919 | clocks = <&clock_aop QDSS_CLK>; |
| 920 | clock-names = "apb_pclk"; |
| 921 | |
| 922 | ports { |
| 923 | #address-cells = <1>; |
| 924 | #size-cells = <0>; |
| 925 | port@0 { |
| 926 | reg = <0>; |
| 927 | funnel_lpass_out_funnel_dl_center: endpoint { |
| 928 | remote-endpoint = |
| 929 | <&funnel_dl_center_in_funnel_lpass>; |
| 930 | }; |
| 931 | }; |
| 932 | |
| 933 | port@1 { |
| 934 | reg = <0>; |
| 935 | funnel_lpass_in_tpdm_lpass: endpoint { |
| 936 | slave-mode; |
| 937 | remote-endpoint = |
| 938 | <&tpdm_lpass_out_funnel_lpass>; |
| 939 | }; |
| 940 | }; |
| 941 | }; |
| 942 | }; |
| 943 | |
| 944 | tpdm_lpass: tpdm@6844000 { |
| 945 | compatible = "arm,primecell"; |
| 946 | arm,primecell-periphid = <0x000bb968>; |
| 947 | reg = <0x6844000 0x1000>; |
| 948 | reg-names = "tpdm-base"; |
| 949 | |
| 950 | coresight-name = "coresight-tpdm-lpass"; |
| 951 | |
| 952 | clocks = <&clock_aop QDSS_CLK>; |
| 953 | clock-names = "apb_pclk"; |
| 954 | |
| 955 | qcom,msr-fix-req; |
| 956 | |
| 957 | port { |
| 958 | tpdm_lpass_out_funnel_lpass: endpoint { |
| 959 | remote-endpoint = <&funnel_lpass_in_tpdm_lpass>; |
| 960 | }; |
| 961 | }; |
| 962 | }; |
| 963 | |
| 964 | tpdm_dl_north: tpdm@6ac0000 { |
| 965 | compatible = "arm,primecell"; |
| 966 | arm,primecell-periphid = <0x000bb968>; |
| 967 | reg = <0x6ac0000 0x1000>; |
| 968 | reg-names = "tpdm-base"; |
| 969 | |
| 970 | coresight-name = "coresight-tpdm-dl-north"; |
| 971 | |
| 972 | clocks = <&clock_aop QDSS_CLK>; |
| 973 | clock-names = "apb_pclk"; |
| 974 | |
| 975 | qcom,msr-fix-req; |
| 976 | |
| 977 | port { |
| 978 | tpdm_dl_north_out_tpda_dl_north: endpoint { |
| 979 | remote-endpoint = |
| 980 | <&tpda_dl_north_in_tpdm_dl_north>; |
| 981 | }; |
| 982 | }; |
| 983 | }; |
| 984 | |
| 985 | tpdm_lpass_lpi: tpdm@6b26000 { |
| 986 | compatible = "qcom,coresight-dummy"; |
| 987 | |
| 988 | coresight-name = "coresight-tpdm-lpass-lpi"; |
| 989 | qcom,dummy-source; |
| 990 | |
| 991 | port { |
| 992 | lpass_lpi_out_funnel_swao: endpoint { |
| 993 | remote-endpoint = |
| 994 | <&funnel_swao_in_lpass_lpi>; |
| 995 | }; |
| 996 | }; |
| 997 | }; |
| 998 | |
| 999 | tpda_dl_north: tpda@6ac1000 { |
| 1000 | compatible = "arm,primecell"; |
| 1001 | arm,primecell-periphid = <0x000bb969>; |
| 1002 | reg = <0x06ac1000 0x1000>; |
| 1003 | reg-names = "tpda-base"; |
| 1004 | |
| 1005 | coresight-name = "coresight-tpda-dl-north"; |
| 1006 | qcom,tpda-atid = <97>; |
| 1007 | |
| 1008 | qcom,dsb-elem-size = <0 32>; |
| 1009 | |
| 1010 | clocks = <&clock_aop QDSS_CLK>; |
| 1011 | clock-names = "apb_pclk"; |
| 1012 | |
| 1013 | ports { |
| 1014 | #address-cells = <1>; |
| 1015 | #size-cells = <0>; |
| 1016 | port@0 { |
| 1017 | reg = <0>; |
| 1018 | tpda_dl_north_out_funnel_dl_north: endpoint { |
| 1019 | remote-endpoint = |
| 1020 | <&funnel_dl_north_in_tpda_dl_north>; |
| 1021 | }; |
| 1022 | }; |
| 1023 | |
| 1024 | port@1 { |
| 1025 | reg = <0>; |
| 1026 | tpda_dl_north_in_tpdm_dl_north: endpoint { |
| 1027 | slave-mode; |
| 1028 | remote-endpoint = |
| 1029 | <&tpdm_dl_north_out_tpda_dl_north>; |
| 1030 | }; |
| 1031 | }; |
| 1032 | }; |
| 1033 | }; |
| 1034 | |
| 1035 | funnel_dl_south: funnel@69c2000 { |
| 1036 | compatible = "arm,primecell"; |
| 1037 | arm,primecell-periphid = <0x000bb908>; |
| 1038 | reg = <0x69c2000 0x1000>; |
| 1039 | reg-names = "funnel-base"; |
| 1040 | |
| 1041 | coresight-name = "coresight-funnel-dl-south"; |
| 1042 | |
| 1043 | clocks = <&clock_aop QDSS_CLK>; |
| 1044 | clock-names = "apb_pclk"; |
| 1045 | |
| 1046 | ports { |
| 1047 | #address-cells = <1>; |
| 1048 | #size-cells = <0>; |
| 1049 | port@0 { |
| 1050 | reg = <0>; |
| 1051 | funnel_south_out_funnel_dl_compute: endpoint { |
| 1052 | remote-endpoint = |
| 1053 | <&funnel_dl_compute_in_funnel_dl_south>; |
| 1054 | }; |
| 1055 | }; |
| 1056 | |
| 1057 | port@1 { |
| 1058 | reg = <0>; |
| 1059 | funnel_dl_south_in_tpda_dl_south: endpoint { |
| 1060 | slave-mode; |
| 1061 | remote-endpoint = |
| 1062 | <&tpda_dl_south_out_funnel_dl_south>; |
| 1063 | }; |
| 1064 | }; |
| 1065 | }; |
| 1066 | }; |
| 1067 | |
| 1068 | tpda_dl_south: tpda@69c1000 { |
| 1069 | compatible = "arm,primecell"; |
| 1070 | arm,primecell-periphid = <0x000bb969>; |
| 1071 | reg = <0x69c1000 0x1000>; |
| 1072 | reg-names = "tpda-base"; |
| 1073 | |
| 1074 | coresight-name = "coresight-tpda-dl-south"; |
| 1075 | |
| 1076 | qcom,tpda-atid = <75>; |
| 1077 | qcom,dsb-elem-size = <0 64>; |
| 1078 | |
| 1079 | clocks = <&clock_aop QDSS_CLK>; |
| 1080 | clock-names = "apb_pclk"; |
| 1081 | |
| 1082 | ports { |
| 1083 | #address-cells = <1>; |
| 1084 | #size-cells = <0>; |
| 1085 | port@0 { |
| 1086 | reg = <0>; |
| 1087 | tpda_dl_south_out_funnel_dl_south: endpoint { |
| 1088 | remote-endpoint = |
| 1089 | <&funnel_dl_south_in_tpda_dl_south>; |
| 1090 | }; |
| 1091 | |
| 1092 | }; |
| 1093 | |
| 1094 | port@1 { |
| 1095 | reg = <0>; |
| 1096 | tpda_dl_south_in_tpdm_dl_south: endpoint { |
| 1097 | slave-mode; |
| 1098 | remote-endpoint = |
| 1099 | <&tpdm_dl_south_out_tpda_dl_south>; |
| 1100 | }; |
| 1101 | }; |
| 1102 | }; |
| 1103 | }; |
| 1104 | |
| 1105 | tpdm_dl_south: tpdm@69c0000 { |
| 1106 | compatible = "arm,primecell"; |
| 1107 | arm,primecell-periphid = <0x000bb968>; |
| 1108 | reg = <0x69c0000 0x1000>; |
| 1109 | reg-names = "tpdm-base"; |
| 1110 | |
| 1111 | coresight-name = "coresight-tpdm-dl-south"; |
| 1112 | |
| 1113 | clocks = <&clock_aop QDSS_CLK>; |
| 1114 | clock-names = "apb_pclk"; |
| 1115 | |
| 1116 | port { |
| 1117 | tpdm_dl_south_out_tpda_dl_south: endpoint { |
| 1118 | remote-endpoint = |
| 1119 | <&tpda_dl_south_in_tpdm_dl_south>; |
| 1120 | }; |
| 1121 | }; |
| 1122 | }; |
| 1123 | |
| 1124 | funnel_dl_north: funnel@6ac2000 { |
| 1125 | compatible = "arm,primecell"; |
| 1126 | arm,primecell-periphid = <0x000bb908>; |
| 1127 | |
| 1128 | reg = <0x6ac2000 0x1000>; |
| 1129 | reg-names = "funnel-base"; |
| 1130 | |
| 1131 | coresight-name = "coresight-funnel-dl-north"; |
| 1132 | |
| 1133 | clocks = <&clock_aop QDSS_CLK>; |
| 1134 | clock-names = "apb_pclk"; |
| 1135 | |
| 1136 | ports { |
| 1137 | #address-cells = <1>; |
| 1138 | #size-cells = <0>; |
| 1139 | port@0 { |
| 1140 | reg = <0>; |
| 1141 | funnel_dl_north_out_funnel_in1: endpoint { |
| 1142 | remote-endpoint = |
| 1143 | <&funnel_in1_in_funnel_dl_north>; |
| 1144 | }; |
| 1145 | }; |
| 1146 | |
| 1147 | port@1 { |
| 1148 | reg = <0>; |
| 1149 | funnel_dl_north_in_tpda_dl_north: endpoint { |
| 1150 | slave-mode; |
| 1151 | remote-endpoint = |
| 1152 | <&tpda_dl_north_out_funnel_dl_north>; |
| 1153 | }; |
| 1154 | }; |
| 1155 | }; |
| 1156 | }; |
| 1157 | |
| 1158 | funnel_dl_compute: funnel@6c39000 { |
| 1159 | compatible = "arm,primecell"; |
| 1160 | arm,primecell-periphid = <0x000bb908>; |
| 1161 | |
| 1162 | reg = <0x6c39000 0x1000>; |
| 1163 | reg-names = "funnel-base"; |
| 1164 | |
| 1165 | coresight-name = "coresight-funnel-dl-compute"; |
| 1166 | |
| 1167 | clocks = <&clock_aop QDSS_CLK>; |
| 1168 | clock-names = "apb_pclk"; |
| 1169 | |
| 1170 | ports { |
| 1171 | #address-cells = <1>; |
| 1172 | #size-cells = <0>; |
| 1173 | port@0 { |
| 1174 | reg = <0>; |
| 1175 | funnel_compute_out_funnel_dl_center: endpoint { |
| 1176 | remote-endpoint = |
| 1177 | <&funnel_dl_center_in_funnel_compute>; |
| 1178 | }; |
| 1179 | }; |
| 1180 | |
| 1181 | port@1 { |
| 1182 | reg = <0>; |
| 1183 | funnel_compute_in_funnel_turing: endpoint { |
| 1184 | slave-mode; |
| 1185 | remote-endpoint = |
| 1186 | <&funnel_turing_out_funnel_dl_compute>; |
| 1187 | }; |
| 1188 | }; |
| 1189 | |
| 1190 | port@2 { |
| 1191 | reg = <1>; |
| 1192 | funnel_compute_in_funnel_npu: endpoint { |
| 1193 | slave-mode; |
| 1194 | remote-endpoint = |
| 1195 | <&funnel_npu_out_funnel_dl_compute>; |
| 1196 | }; |
| 1197 | }; |
| 1198 | |
| 1199 | port@3 { |
| 1200 | reg = <3>; |
| 1201 | funnel_dl_compute_in_funnel_dl_south: endpoint { |
| 1202 | slave-mode; |
| 1203 | remote-endpoint = |
| 1204 | <&funnel_south_out_funnel_dl_compute>; |
| 1205 | }; |
| 1206 | }; |
| 1207 | }; |
| 1208 | }; |
| 1209 | |
| 1210 | tpdm_npu: tpdm@6c47000 { |
| 1211 | compatible = "arm,primecell"; |
| 1212 | arm,primecell-periphid = <0x000bb968>; |
| 1213 | reg = <0x6c47000 0x1000>; |
| 1214 | reg-names = "tpdm-base"; |
| 1215 | |
| 1216 | coresight-name = "coresight-tpdm-npu"; |
| 1217 | |
| 1218 | clocks = <&clock_aop QDSS_CLK>, |
| 1219 | <&clock_gcc GCC_NPU_AXI_CLK>, |
| 1220 | <&clock_gcc GCC_NPU_CFG_AHB_CLK>, |
| 1221 | <&clock_npucc NPU_CC_XO_CLK>, |
| 1222 | <&clock_npucc NPU_CC_CORE_CLK>, |
| 1223 | <&clock_npucc NPU_CC_CORE_CLK_SRC>, |
| 1224 | <&clock_npucc NPU_CC_ATB_CLK>; |
| 1225 | |
| 1226 | clock-names = "apb_pclk", |
| 1227 | "gcc_npu_axi_clk", |
| 1228 | "gcc_npu_cfg_ahb_clk", |
| 1229 | "npu_cc_xo_clk", |
| 1230 | "npu_core_clk", |
| 1231 | "npu_core_clk_src", |
| 1232 | "npu_cc_atb_clk"; |
| 1233 | |
| 1234 | qcom,proxy-clks = "gcc_npu_axi_clk", |
| 1235 | "gcc_npu_cfg_ahb_clk", |
| 1236 | "npu_cc_xo_clk", |
| 1237 | "npu_core_clk", |
| 1238 | "npu_core_clk_src", |
| 1239 | "npu_cc_atb_clk"; |
| 1240 | |
| 1241 | vdd-supply = <&npu_core_gdsc>; |
| 1242 | vdd_cx-supply = <&VDD_CX_LEVEL>; |
| 1243 | qcom,proxy-regs ="vdd", "vdd_cx"; |
| 1244 | |
| 1245 | port { |
| 1246 | tpdm_npu_out_funnel_npu: endpoint { |
| 1247 | remote-endpoint = <&funnel_npu_in_tpdm_npu>; |
| 1248 | }; |
| 1249 | }; |
| 1250 | }; |
| 1251 | |
| 1252 | tpdm_npu_llm: tpdm@6c40000 { |
| 1253 | compatible = "arm,primecell"; |
| 1254 | arm,primecell-periphid = <0x000bb968>; |
| 1255 | reg = <0x6c40000 0x1000>; |
| 1256 | reg-names = "tpdm-base"; |
| 1257 | |
| 1258 | coresight-name = "coresight-tpdm-npu-llm"; |
| 1259 | clocks = <&clock_aop QDSS_CLK>, |
| 1260 | <&clock_gcc GCC_NPU_AXI_CLK>, |
| 1261 | <&clock_gcc GCC_NPU_CFG_AHB_CLK>, |
| 1262 | <&clock_npucc NPU_CC_XO_CLK>, |
| 1263 | <&clock_npucc NPU_CC_CORE_CLK>, |
| 1264 | <&clock_npucc NPU_CC_CORE_CLK_SRC>, |
| 1265 | <&clock_npucc NPU_CC_ATB_CLK>, |
| 1266 | <&clock_npucc NPU_CC_LLM_CLK>, |
| 1267 | <&clock_npucc NPU_CC_LLM_XO_CLK>, |
| 1268 | <&clock_npucc NPU_CC_LLM_TEMP_CLK>, |
| 1269 | <&clock_npucc NPU_CC_LLM_CURR_CLK>, |
| 1270 | <&clock_npucc NPU_CC_DL_LLM_CLK>; |
| 1271 | |
| 1272 | clock-names = "apb_pclk", |
| 1273 | "gcc_npu_axi_clk", |
| 1274 | "gcc_npu_cfg_ahb_clk", |
| 1275 | "npu_cc_xo_clk", |
| 1276 | "npu_core_clk", |
| 1277 | "npu_core_clk_src", |
| 1278 | "npu_cc_atb_clk", |
| 1279 | "npu_cc_llm_clk", |
| 1280 | "npu_cc_llm_xo_clk", |
| 1281 | "npu_cc_llm_temp_clk", |
| 1282 | "npu_cc_llm_curr_clk", |
| 1283 | "npu_cc_dl_llm_clk"; |
| 1284 | |
| 1285 | qcom,proxy-clks = "gcc_npu_axi_clk", |
| 1286 | "gcc_npu_cfg_ahb_clk", |
| 1287 | "npu_cc_xo_clk", |
| 1288 | "npu_core_clk", |
| 1289 | "npu_core_clk_src", |
| 1290 | "npu_cc_atb_clk", |
| 1291 | "npu_cc_llm_clk", |
| 1292 | "npu_cc_llm_xo_clk", |
| 1293 | "npu_cc_llm_temp_clk", |
| 1294 | "npu_cc_llm_curr_clk", |
| 1295 | "npu_cc_dl_llm_clk"; |
| 1296 | |
| 1297 | vdd-supply = <&npu_core_gdsc>; |
| 1298 | vdd_cx-supply = <&VDD_CX_LEVEL>; |
| 1299 | qcom,proxy-regs ="vdd", "vdd_cx"; |
| 1300 | |
| 1301 | port { |
| 1302 | tpdm_npu_llm_out_funnel_npu: endpoint { |
| 1303 | remote-endpoint = <&funnel_npu_in_tpdm_npu_llm>; |
| 1304 | }; |
| 1305 | }; |
| 1306 | }; |
| 1307 | |
| 1308 | tpdm_npu_dpm: tpdm@6c41000 { |
| 1309 | compatible = "arm,primecell"; |
| 1310 | arm,primecell-periphid = <0x000bb968>; |
| 1311 | reg = <0x6c41000 0x1000>; |
| 1312 | reg-names = "tpdm-base"; |
| 1313 | |
| 1314 | coresight-name = "coresight-tpdm-npu-dpm"; |
| 1315 | |
| 1316 | clocks = <&clock_aop QDSS_CLK>, |
| 1317 | <&clock_gcc GCC_NPU_AXI_CLK>, |
| 1318 | <&clock_gcc GCC_NPU_CFG_AHB_CLK>, |
| 1319 | <&clock_npucc NPU_CC_XO_CLK>, |
| 1320 | <&clock_npucc NPU_CC_CORE_CLK>, |
| 1321 | <&clock_npucc NPU_CC_CORE_CLK_SRC>, |
| 1322 | <&clock_npucc NPU_CC_ATB_CLK>, |
| 1323 | <&clock_npucc NPU_CC_DPM_CLK>, |
| 1324 | <&clock_npucc NPU_CC_DPM_XO_CLK>, |
| 1325 | <&clock_npucc NPU_CC_DL_DPM_CLK>; |
| 1326 | |
| 1327 | clock-names = "apb_pclk", |
| 1328 | "gcc_npu_axi_clk", |
| 1329 | "gcc_npu_cfg_ahb_clk", |
| 1330 | "npu_cc_xo_clk", |
| 1331 | "npu_core_clk", |
| 1332 | "npu_core_clk_src", |
| 1333 | "npu_cc_atb_clk", |
| 1334 | "npu_cc_dpm_clk", |
| 1335 | "npu_cc_dpm_xo_clk", |
| 1336 | "npu_cc_dl_dpm_clk"; |
| 1337 | |
| 1338 | qcom,proxy-clks = "gcc_npu_axi_clk", |
| 1339 | "gcc_npu_cfg_ahb_clk", |
| 1340 | "npu_cc_xo_clk", |
| 1341 | "npu_core_clk", |
| 1342 | "npu_core_clk_src", |
| 1343 | "npu_cc_atb_clk", |
| 1344 | "npu_cc_dpm_clk", |
| 1345 | "npu_cc_dpm_xo_clk", |
| 1346 | "npu_cc_dl_dpm_clk"; |
| 1347 | |
| 1348 | vdd-supply = <&npu_core_gdsc>; |
| 1349 | vdd_cx-supply = <&VDD_CX_LEVEL>; |
| 1350 | qcom,proxy-regs ="vdd", "vdd_cx"; |
| 1351 | |
| 1352 | port { |
| 1353 | tpdm_npu_dpm_out_funnel_npu: endpoint { |
| 1354 | remote-endpoint = <&funnel_npu_in_tpdm_npu_dpm>; |
| 1355 | }; |
| 1356 | }; |
| 1357 | }; |
| 1358 | |
| 1359 | funnel_dl_center: funnel@6c2d000 { |
| 1360 | compatible = "arm,primecell"; |
| 1361 | arm,primecell-periphid = <0x000bb908>; |
| 1362 | |
| 1363 | reg = <0x6c2d000 0x1000>; |
| 1364 | reg-names = "funnel-base"; |
| 1365 | |
| 1366 | coresight-name = "coresight-funnel-dl-center"; |
| 1367 | |
| 1368 | clocks = <&clock_aop QDSS_CLK>; |
| 1369 | clock-names = "apb_pclk"; |
| 1370 | |
| 1371 | ports { |
| 1372 | #address-cells = <1>; |
| 1373 | #size-cells = <0>; |
| 1374 | port@0 { |
| 1375 | reg = <0>; |
| 1376 | tpdm_venus_out_tpda6: endpoint { |
| 1377 | remote-endpoint = |
| 1378 | <&tpda_6_in_tpdm_venus>; |
| 1379 | source = <&tpdm_venus>; |
| 1380 | }; |
| 1381 | }; |
| 1382 | |
| 1383 | port@1 { |
| 1384 | reg = <1>; |
| 1385 | tpdm_mdss_out_tpda7: endpoint { |
| 1386 | remote-endpoint = |
| 1387 | <&tpda_7_in_tpdm_mdss>; |
| 1388 | source = <&tpdm_mdss>; |
| 1389 | }; |
| 1390 | }; |
| 1391 | |
| 1392 | port@2 { |
| 1393 | reg = <2>; |
| 1394 | tpdm_mm_out_tpda9: endpoint { |
| 1395 | remote-endpoint = |
| 1396 | <&tpda_9_in_tpdm_mm>; |
| 1397 | source = <&tpdm_mm>; |
| 1398 | }; |
| 1399 | }; |
| 1400 | |
| 1401 | port@3 { |
| 1402 | reg = <3>; |
| 1403 | funnel_dl_center_out_tpda_10: endpoint { |
| 1404 | remote-endpoint = |
| 1405 | <&tpda_10_in_funnel_dl_center>; |
| 1406 | source = <&tpdm_lpass>; |
| 1407 | }; |
| 1408 | }; |
| 1409 | |
| 1410 | port@4 { |
| 1411 | reg = <4>; |
| 1412 | tpdm_ddr_ch02_out_tpda11: endpoint { |
| 1413 | remote-endpoint = |
| 1414 | <&tpda_11_in_tpdm_ddr_ch02>; |
| 1415 | source = <&tpdm_ddr_ch02>; |
| 1416 | }; |
| 1417 | }; |
| 1418 | |
| 1419 | port@5 { |
| 1420 | reg = <5>; |
| 1421 | tpdm_ddr_ch13_out_tpda12: endpoint { |
| 1422 | remote-endpoint = |
| 1423 | <&tpda_12_in_tpdm_ddr_ch13>; |
| 1424 | source = <&tpdm_ddr_ch13>; |
| 1425 | }; |
| 1426 | }; |
| 1427 | |
| 1428 | port@6 { |
| 1429 | reg = <6>; |
| 1430 | tpdm_ddr_out_tpda13: endpoint { |
| 1431 | remote-endpoint = |
| 1432 | <&tpda_13_in_tpdm_ddr>; |
| 1433 | source = <&tpdm_ddr>; |
| 1434 | }; |
| 1435 | }; |
| 1436 | |
| 1437 | port@7 { |
| 1438 | reg = <7>; |
| 1439 | tpdm_turing_out_tpda14: endpoint { |
| 1440 | remote-endpoint = |
| 1441 | <&tpda_14_in_tpdm_turing>; |
| 1442 | source = <&tpdm_turing>; |
| 1443 | }; |
| 1444 | }; |
| 1445 | |
| 1446 | port@8 { |
| 1447 | reg = <8>; |
| 1448 | tpdm_llm_turing_out_tpda15: endpoint { |
| 1449 | remote-endpoint = |
| 1450 | <&tpda_15_in_tpdm_llm_turing>; |
| 1451 | source = <&tpdm_llm_turing>; |
| 1452 | }; |
| 1453 | }; |
| 1454 | |
| 1455 | port@9 { |
| 1456 | reg = <9>; |
| 1457 | tpdm_npu_out_tpda16: endpoint { |
| 1458 | remote-endpoint = |
| 1459 | <&tpda_16_in_tpdm_npu>; |
| 1460 | source = <&tpdm_npu>; |
| 1461 | }; |
| 1462 | }; |
| 1463 | |
| 1464 | port@10 { |
| 1465 | reg = <10>; |
| 1466 | tpdm_npu_llm_out_tpda17: endpoint { |
| 1467 | remote-endpoint = |
| 1468 | <&tpda_17_in_tpdm_npu_llm>; |
| 1469 | source = <&tpdm_npu_llm>; |
| 1470 | }; |
| 1471 | }; |
| 1472 | |
| 1473 | port@11 { |
| 1474 | reg = <11>; |
| 1475 | tpdm_npu_dpm_out_tpda18: endpoint { |
| 1476 | remote-endpoint = |
| 1477 | <&tpda_18_in_tpdm_npu_dpm>; |
| 1478 | source = <&tpdm_npu_dpm>; |
| 1479 | }; |
| 1480 | }; |
| 1481 | |
| 1482 | port@12 { |
| 1483 | reg = <12>; |
| 1484 | tpdm_dlct_out_tpda19: endpoint { |
| 1485 | remote-endpoint = |
| 1486 | <&tpda_19_in_tpdm_dlct>; |
| 1487 | source = <&tpdm_dlct>; |
| 1488 | }; |
| 1489 | }; |
| 1490 | |
| 1491 | port@13 { |
| 1492 | reg = <13>; |
| 1493 | tpdm_ipcc_out_tpda20: endpoint { |
| 1494 | remote-endpoint = |
| 1495 | <&tpda_20_in_tpdm_ipcc>; |
| 1496 | source = <&tpdm_ipcc>; |
| 1497 | }; |
| 1498 | }; |
| 1499 | |
| 1500 | port@14 { |
| 1501 | reg = <14>; |
| 1502 | funnel_dl_center_out_qatb3: endpoint { |
| 1503 | remote-endpoint = |
| 1504 | <&qatb3_in_funnel_dl_center>; |
| 1505 | }; |
| 1506 | }; |
| 1507 | |
| 1508 | port@15 { |
| 1509 | reg = <2>; |
| 1510 | funnel_dl_center_in_funnel_dl_mm: endpoint { |
| 1511 | slave-mode; |
| 1512 | remote-endpoint = |
| 1513 | <&funnel_dl_mm_out_funnel_dl_center>; |
| 1514 | }; |
| 1515 | }; |
| 1516 | |
| 1517 | port@16 { |
| 1518 | reg = <3>; |
| 1519 | funnel_dl_center_in_funnel_lpass: endpoint { |
| 1520 | slave-mode; |
| 1521 | remote-endpoint = |
| 1522 | <&funnel_lpass_out_funnel_dl_center>; |
| 1523 | }; |
| 1524 | }; |
| 1525 | |
| 1526 | port@17 { |
| 1527 | reg = <4>; |
| 1528 | funnel_dl_center_in_funnel_ddr_0: endpoint { |
| 1529 | slave-mode; |
| 1530 | remote-endpoint = |
| 1531 | <&funnel_ddr_0_out_funnel_dl_center>; |
| 1532 | }; |
| 1533 | }; |
| 1534 | |
| 1535 | port@18 { |
| 1536 | reg = <5>; |
| 1537 | funnel_dl_center_in_funnel_compute: endpoint { |
| 1538 | slave-mode; |
| 1539 | remote-endpoint = |
| 1540 | <&funnel_compute_out_funnel_dl_center>; |
| 1541 | }; |
| 1542 | }; |
| 1543 | |
| 1544 | port@19 { |
| 1545 | reg = <6>; |
| 1546 | funnel_center_in_tpdm_dlct: endpoint { |
| 1547 | slave-mode; |
| 1548 | remote-endpoint = |
| 1549 | <&tpdm_dlct_out_funnel_center>; |
| 1550 | }; |
| 1551 | }; |
| 1552 | |
| 1553 | port@20 { |
| 1554 | reg = <7>; |
| 1555 | funnel_center_in_tpdm_ipcc: endpoint { |
| 1556 | slave-mode; |
| 1557 | remote-endpoint = |
| 1558 | <&tpdm_ipcc_out_funnel_center>; |
| 1559 | }; |
| 1560 | }; |
| 1561 | }; |
| 1562 | }; |
| 1563 | |
| 1564 | tpdm_dlct: tpdm@6c28000 { |
| 1565 | compatible = "arm,primecell"; |
| 1566 | arm,primecell-periphid = <0x000bb968>; |
| 1567 | reg = <0x6c28000 0x1000>; |
| 1568 | reg-names = "tpdm-base"; |
| 1569 | |
| 1570 | coresight-name = "coresight-tpdm-dlct"; |
| 1571 | |
| 1572 | clocks = <&clock_aop QDSS_CLK>; |
| 1573 | clock-names = "apb_pclk"; |
| 1574 | |
| 1575 | port { |
| 1576 | tpdm_dlct_out_funnel_center: endpoint { |
| 1577 | remote-endpoint = <&funnel_center_in_tpdm_dlct>; |
| 1578 | }; |
| 1579 | }; |
| 1580 | }; |
| 1581 | |
| 1582 | tpdm_ipcc: tpdm@6c29000 { |
| 1583 | compatible = "arm,primecell"; |
| 1584 | arm,primecell-periphid = <0x000bb968>; |
| 1585 | reg = <0x6c29000 0x1000>; |
| 1586 | reg-names = "tpdm-base"; |
| 1587 | |
| 1588 | coresight-name = "coresight-tpdm-ipcc"; |
| 1589 | |
| 1590 | clocks = <&clock_aop QDSS_CLK>; |
| 1591 | clock-names = "apb_pclk"; |
| 1592 | |
| 1593 | port { |
| 1594 | tpdm_ipcc_out_funnel_center: endpoint { |
| 1595 | remote-endpoint = <&funnel_center_in_tpdm_ipcc>; |
| 1596 | }; |
| 1597 | }; |
| 1598 | }; |
| 1599 | |
| 1600 | tpdm_qm: tpdm@69d0000 { |
| 1601 | compatible = "arm,primecell"; |
| 1602 | arm,primecell-periphid = <0x000bb968>; |
| 1603 | reg = <0x69d0000 0x1000>; |
| 1604 | reg-names = "tpdm-base"; |
| 1605 | |
| 1606 | coresight-name = "coresight-tpdm-qm"; |
| 1607 | |
| 1608 | clocks = <&clock_aop QDSS_CLK>; |
| 1609 | clock-names = "apb_pclk"; |
| 1610 | |
| 1611 | port { |
| 1612 | tpdm_qm_out_tpda: endpoint { |
| 1613 | remote-endpoint = <&tpda_in_tpdm_qm>; |
| 1614 | }; |
| 1615 | }; |
| 1616 | }; |
| 1617 | |
| 1618 | tpda_apss: tpda@7863000 { |
| 1619 | compatible = "arm,primecell"; |
| 1620 | arm,primecell-periphid = <0x000bb969>; |
| 1621 | reg = <0x7863000 0x1000>; |
| 1622 | reg-names = "tpda-base"; |
| 1623 | |
| 1624 | coresight-name = "coresight-tpda-apss"; |
| 1625 | |
| 1626 | qcom,tpda-atid = <66>; |
| 1627 | qcom,dsb-elem-size = <3 32>; |
| 1628 | qcom,cmb-elem-size = <0 32>, |
| 1629 | <1 32>, |
| 1630 | <2 64>; |
| 1631 | |
| 1632 | clocks = <&clock_aop QDSS_CLK>; |
| 1633 | clock-names = "apb_pclk"; |
| 1634 | |
| 1635 | ports { |
| 1636 | #address-cells = <1>; |
| 1637 | #size-cells = <0>; |
| 1638 | port@0 { |
| 1639 | reg = <0>; |
| 1640 | tpda_apss_out_funnel_apss_merg: endpoint { |
| 1641 | remote-endpoint = |
| 1642 | <&funnel_apss_merg_in_tpda_apss>; |
| 1643 | }; |
| 1644 | }; |
| 1645 | |
| 1646 | port@1 { |
| 1647 | reg = <0>; |
| 1648 | tpda_apss_in_tpdm_llm_silver: endpoint { |
| 1649 | slave-mode; |
| 1650 | remote-endpoint = |
| 1651 | <&tpdm_llm_silver_out_tpda_apss>; |
| 1652 | }; |
| 1653 | }; |
| 1654 | |
| 1655 | port@2 { |
| 1656 | reg = <1>; |
| 1657 | tpda_apss_in_tpdm_llm_gold: endpoint { |
| 1658 | slave-mode; |
| 1659 | remote-endpoint = |
| 1660 | <&tpdm_llm_gold_out_tpda_apss>; |
| 1661 | }; |
| 1662 | }; |
| 1663 | |
| 1664 | port@3 { |
| 1665 | reg = <2>; |
| 1666 | tpda_apss_in_tpdm_actpm: endpoint { |
| 1667 | slave-mode; |
| 1668 | remote-endpoint = |
| 1669 | <&tpdm_actpm_out_tpda_apss>; |
| 1670 | }; |
| 1671 | }; |
| 1672 | |
| 1673 | port@4 { |
| 1674 | reg = <3>; |
| 1675 | tpda_apss_in_tpdm_apss: endpoint { |
| 1676 | slave-mode; |
| 1677 | remote-endpoint = |
| 1678 | <&tpdm_apss_out_tpda_apss>; |
| 1679 | }; |
| 1680 | }; |
| 1681 | }; |
| 1682 | }; |
| 1683 | |
| 1684 | tpdm_llm_silver: tpdm@78a0000 { |
| 1685 | compatible = "arm,primecell"; |
| 1686 | arm,primecell-periphid = <0x000bb968>; |
| 1687 | reg = <0x78a0000 0x1000>; |
| 1688 | reg-names = "tpdm-base"; |
| 1689 | |
| 1690 | coresight-name = "coresight-tpdm-llm-silver"; |
| 1691 | |
| 1692 | clocks = <&clock_aop QDSS_CLK>; |
| 1693 | clock-names = "apb_pclk"; |
| 1694 | |
| 1695 | port { |
| 1696 | tpdm_llm_silver_out_tpda_apss: endpoint { |
| 1697 | remote-endpoint = |
| 1698 | <&tpda_apss_in_tpdm_llm_silver>; |
| 1699 | }; |
| 1700 | }; |
| 1701 | }; |
| 1702 | |
| 1703 | tpdm_llm_gold: tpdm@78b0000 { |
| 1704 | compatible = "arm,primecell"; |
| 1705 | arm,primecell-periphid = <0x000bb968>; |
| 1706 | reg = <0x78b0000 0x1000>; |
| 1707 | reg-names = "tpdm-base"; |
| 1708 | |
| 1709 | coresight-name = "coresight-tpdm-llm-gold"; |
| 1710 | |
| 1711 | clocks = <&clock_aop QDSS_CLK>; |
| 1712 | clock-names = "apb_pclk"; |
| 1713 | |
| 1714 | port { |
| 1715 | tpdm_llm_gold_out_tpda_apss: endpoint { |
| 1716 | remote-endpoint = |
| 1717 | <&tpda_apss_in_tpdm_llm_gold>; |
| 1718 | }; |
| 1719 | }; |
| 1720 | }; |
| 1721 | |
| 1722 | tpdm_actpm: tpdm@7860000 { |
| 1723 | compatible = "arm,primecell"; |
| 1724 | arm,primecell-periphid = <0x000bb968>; |
| 1725 | reg = <0x7860000 0x1000>; |
| 1726 | reg-names = "tpdm-base"; |
| 1727 | |
| 1728 | coresight-name = "coresight-tpdm-actpm"; |
| 1729 | |
| 1730 | clocks = <&clock_aop QDSS_CLK>; |
| 1731 | clock-names = "apb_pclk"; |
| 1732 | |
| 1733 | port { |
| 1734 | tpdm_actpm_out_tpda_apss: endpoint { |
| 1735 | remote-endpoint = |
| 1736 | <&tpda_apss_in_tpdm_actpm>; |
| 1737 | }; |
| 1738 | }; |
| 1739 | }; |
| 1740 | |
| 1741 | tpdm_apss: tpdm@7861000 { |
| 1742 | compatible = "arm,primecell"; |
| 1743 | arm,primecell-periphid = <0x000bb968>; |
| 1744 | reg = <0x7861000 0x1000>; |
| 1745 | reg-names = "tpdm-base"; |
| 1746 | |
| 1747 | coresight-name = "coresight-tpdm-apss"; |
| 1748 | |
| 1749 | clocks = <&clock_aop QDSS_CLK>; |
| 1750 | clock-names = "apb_pclk"; |
| 1751 | |
| 1752 | port { |
| 1753 | tpdm_apss_out_tpda_apss: endpoint { |
| 1754 | remote-endpoint = |
| 1755 | <&tpda_apss_in_tpdm_apss>; |
| 1756 | }; |
| 1757 | }; |
| 1758 | }; |
| 1759 | |
| 1760 | funnel_dl_mm: funnel@6c0b000 { |
| 1761 | compatible = "arm,primecell"; |
| 1762 | arm,primecell-periphid = <0x000bb908>; |
| 1763 | |
| 1764 | reg = <0x6c0b000 0x1000>; |
| 1765 | reg-names = "funnel-base"; |
| 1766 | |
| 1767 | coresight-name = "coresight-funnel-dl-mm"; |
| 1768 | |
| 1769 | clocks = <&clock_aop QDSS_CLK>; |
| 1770 | clock-names = "apb_pclk"; |
| 1771 | |
| 1772 | ports { |
| 1773 | #address-cells = <1>; |
| 1774 | #size-cells = <0>; |
| 1775 | port@0 { |
| 1776 | reg = <0>; |
| 1777 | funnel_dl_mm_out_funnel_dl_center: endpoint { |
| 1778 | remote-endpoint = |
| 1779 | <&funnel_dl_center_in_funnel_dl_mm>; |
| 1780 | }; |
| 1781 | }; |
| 1782 | |
| 1783 | port@1 { |
| 1784 | reg = <0>; |
| 1785 | funnel_dl_mm_in_funnel_venus: endpoint { |
| 1786 | slave-mode; |
| 1787 | remote-endpoint = |
| 1788 | <&funnel_venus_out_funnel_dl_mm>; |
| 1789 | }; |
| 1790 | }; |
| 1791 | |
| 1792 | port@2 { |
| 1793 | reg = <1>; |
| 1794 | funnel_dl_mm_in_tpdm_mdss: endpoint { |
| 1795 | slave-mode; |
| 1796 | remote-endpoint = |
| 1797 | <&tpdm_mdss_out_funnel_dl_mm>; |
| 1798 | }; |
| 1799 | }; |
| 1800 | |
| 1801 | port@3 { |
| 1802 | reg = <3>; |
| 1803 | funnel_dl_mm_in_tpdm_mm: endpoint { |
| 1804 | slave-mode; |
| 1805 | remote-endpoint = |
| 1806 | <&tpdm_mm_out_funnel_dl_mm>; |
| 1807 | }; |
| 1808 | }; |
| 1809 | }; |
| 1810 | }; |
| 1811 | |
| 1812 | funnel_venus: funnel@6832000 { |
| 1813 | compatible = "arm,primecell"; |
| 1814 | arm,primecell-periphid = <0x000bb908>; |
| 1815 | |
| 1816 | reg = <0x6832000 0x1000>; |
| 1817 | reg-names = "funnel-base"; |
| 1818 | |
| 1819 | coresight-name = "coresight-funnel-venus"; |
| 1820 | |
| 1821 | clocks = <&clock_aop QDSS_CLK>; |
| 1822 | clock-names = "apb_pclk"; |
| 1823 | |
| 1824 | ports { |
| 1825 | #address-cells = <1>; |
| 1826 | #size-cells = <0>; |
| 1827 | port@0 { |
| 1828 | reg = <0>; |
| 1829 | funnel_venus_out_funnel_dl_mm: endpoint { |
| 1830 | remote-endpoint = |
| 1831 | <&funnel_dl_mm_in_funnel_venus>; |
| 1832 | }; |
| 1833 | }; |
| 1834 | |
| 1835 | port@1 { |
| 1836 | reg = <0>; |
| 1837 | funnel_venus_in_tpdm_venus: endpoint { |
| 1838 | slave-mode; |
| 1839 | remote-endpoint = |
| 1840 | <&tpdm_venus_out_funnel_venus>; |
| 1841 | }; |
| 1842 | }; |
| 1843 | |
| 1844 | }; |
| 1845 | }; |
| 1846 | |
| 1847 | tpdm_venus: tpdm@6830000 { |
| 1848 | compatible = "arm,primecell"; |
| 1849 | arm,primecell-periphid = <0x000bb968>; |
| 1850 | reg = <0x6830000 0x1000>; |
| 1851 | reg-names = "tpdm-base"; |
| 1852 | |
| 1853 | coresight-name = "coresight-tpdm-venus"; |
| 1854 | |
| 1855 | clocks = <&clock_aop QDSS_CLK>; |
| 1856 | clock-names = "apb_pclk"; |
| 1857 | |
| 1858 | port { |
| 1859 | tpdm_venus_out_funnel_venus: endpoint { |
| 1860 | remote-endpoint = |
| 1861 | <&funnel_venus_in_tpdm_venus>; |
| 1862 | }; |
| 1863 | }; |
| 1864 | }; |
| 1865 | |
| 1866 | tpdm_mdss: tpdm@6c60000 { |
| 1867 | compatible = "arm,primecell"; |
| 1868 | arm,primecell-periphid = <0x000bb968>; |
| 1869 | reg = <0x6c60000 0x1000>; |
| 1870 | reg-names = "tpdm-base"; |
| 1871 | |
| 1872 | coresight-name = "coresight-tpdm-mdss"; |
| 1873 | |
| 1874 | clocks = <&clock_aop QDSS_CLK>; |
| 1875 | clock-names = "apb_pclk"; |
| 1876 | |
| 1877 | port { |
| 1878 | tpdm_mdss_out_funnel_dl_mm: endpoint { |
| 1879 | remote-endpoint = |
| 1880 | <&funnel_dl_mm_in_tpdm_mdss>; |
| 1881 | }; |
| 1882 | }; |
| 1883 | }; |
| 1884 | |
| 1885 | tpdm_mm: tpdm@6c08000 { |
| 1886 | compatible = "arm,primecell"; |
| 1887 | arm,primecell-periphid = <0x000bb968>; |
| 1888 | reg = <0x6c08000 0x1000>; |
| 1889 | reg-names = "tpdm-base"; |
| 1890 | |
| 1891 | coresight-name = "coresight-tpdm-mm"; |
| 1892 | |
| 1893 | clocks = <&clock_aop QDSS_CLK>; |
| 1894 | clock-names = "apb_pclk"; |
| 1895 | |
| 1896 | qcom,msr-fix-req; |
| 1897 | |
| 1898 | port { |
| 1899 | tpdm_mm_out_funnel_dl_mm: endpoint { |
| 1900 | remote-endpoint = |
| 1901 | <&funnel_dl_mm_in_tpdm_mm>; |
| 1902 | }; |
| 1903 | }; |
| 1904 | }; |
| 1905 | |
| 1906 | funnel_npu: funnel@6c44000 { |
| 1907 | compatible = "arm,primecell"; |
| 1908 | arm,primecell-periphid = <0x000bb908>; |
| 1909 | |
| 1910 | reg = <0x6c44000 0x1000>; |
| 1911 | reg-names = "funnel-base"; |
| 1912 | |
| 1913 | coresight-name = "coresight-funnel-npu"; |
| 1914 | |
| 1915 | clocks = <&clock_aop QDSS_CLK>, |
| 1916 | <&clock_gcc GCC_NPU_AXI_CLK>, |
| 1917 | <&clock_gcc GCC_NPU_CFG_AHB_CLK>, |
| 1918 | <&clock_npucc NPU_CC_XO_CLK>, |
| 1919 | <&clock_npucc NPU_CC_CORE_CLK>, |
| 1920 | <&clock_npucc NPU_CC_CORE_CLK_SRC>, |
| 1921 | <&clock_npucc NPU_CC_ATB_CLK>; |
| 1922 | |
| 1923 | clock-names = "apb_pclk", |
| 1924 | "gcc_npu_axi_clk", |
| 1925 | "gcc_npu_cfg_ahb_clk", |
| 1926 | "npu_cc_xo_clk", |
| 1927 | "npu_core_clk", |
| 1928 | "npu_core_clk_src", |
| 1929 | "npu_cc_atb_clk"; |
| 1930 | |
| 1931 | qcom,proxy-clks = "gcc_npu_axi_clk", |
| 1932 | "gcc_npu_cfg_ahb_clk", |
| 1933 | "npu_cc_xo_clk", |
| 1934 | "npu_core_clk", |
| 1935 | "npu_core_clk_src", |
| 1936 | "npu_cc_atb_clk"; |
| 1937 | |
| 1938 | vdd-supply = <&npu_core_gdsc>; |
| 1939 | vdd_cx-supply = <&VDD_CX_LEVEL>; |
| 1940 | regulator-names = "vdd", "vdd_cx"; |
| 1941 | qcom,proxy-regs ="vdd", "vdd_cx"; |
| 1942 | |
| 1943 | ports { |
| 1944 | #address-cells = <1>; |
| 1945 | #size-cells = <0>; |
| 1946 | port@0 { |
| 1947 | reg = <0>; |
| 1948 | funnel_npu_out_funnel_dl_compute: endpoint { |
| 1949 | remote-endpoint = |
| 1950 | <&funnel_compute_in_funnel_npu>; |
| 1951 | }; |
| 1952 | }; |
| 1953 | |
| 1954 | port@1 { |
| 1955 | reg = <0>; |
| 1956 | funnel_npu_in_tpdm_npu: endpoint { |
| 1957 | slave-mode; |
| 1958 | remote-endpoint = |
| 1959 | <&tpdm_npu_out_funnel_npu>; |
| 1960 | }; |
| 1961 | }; |
| 1962 | |
| 1963 | port@2 { |
| 1964 | reg = <1>; |
| 1965 | funnel_npu_in_tpdm_npu_llm: endpoint { |
| 1966 | slave-mode; |
| 1967 | remote-endpoint = |
| 1968 | <&tpdm_npu_llm_out_funnel_npu>; |
| 1969 | }; |
| 1970 | }; |
| 1971 | |
| 1972 | port@3 { |
| 1973 | reg = <2>; |
| 1974 | funnel_npu_in_tpdm_npu_dpm: endpoint { |
| 1975 | slave-mode; |
| 1976 | remote-endpoint = |
| 1977 | <&tpdm_npu_dpm_out_funnel_npu>; |
| 1978 | }; |
| 1979 | }; |
| 1980 | |
| 1981 | port@4 { |
| 1982 | reg = <3>; |
| 1983 | funnel_npu_in_npu_etm0: endpoint { |
| 1984 | slave-mode; |
| 1985 | remote-endpoint = |
| 1986 | <&npu_etm0_out_funnel_npu>; |
| 1987 | }; |
| 1988 | }; |
| 1989 | }; |
| 1990 | }; |
| 1991 | |
| 1992 | funnel_turing: funnel@6983000 { |
| 1993 | compatible = "arm,primecell"; |
| 1994 | arm,primecell-periphid = <0x000bb908>; |
| 1995 | |
| 1996 | reg = <0x6983000 0x1000>; |
| 1997 | reg-names = "funnel-base"; |
| 1998 | |
| 1999 | coresight-name = "coresight-funnel-turing"; |
| 2000 | |
| 2001 | clocks = <&clock_aop QDSS_CLK>; |
| 2002 | clock-names = "apb_pclk"; |
| 2003 | |
| 2004 | ports { |
| 2005 | #address-cells = <1>; |
| 2006 | #size-cells = <0>; |
| 2007 | port@0 { |
| 2008 | reg = <0>; |
| 2009 | funnel_turing_out_funnel_dl_compute: endpoint { |
| 2010 | remote-endpoint = |
| 2011 | <&funnel_compute_in_funnel_turing>; |
| 2012 | }; |
| 2013 | }; |
| 2014 | |
| 2015 | port@1 { |
| 2016 | reg = <0>; |
| 2017 | funnel_turing_in_tpdm_turing: endpoint { |
| 2018 | slave-mode; |
| 2019 | remote-endpoint = |
| 2020 | <&tpdm_turing_out_funnel_turing>; |
| 2021 | }; |
| 2022 | }; |
| 2023 | |
| 2024 | port@2 { |
| 2025 | reg = <1>; |
| 2026 | funnel_turing_in_tpdm_llm_turing: endpoint { |
| 2027 | slave-mode; |
| 2028 | remote-endpoint = |
| 2029 | <&tpdm_llm_turing_out_funnel_turing>; |
| 2030 | }; |
| 2031 | }; |
| 2032 | |
| 2033 | port@3 { |
| 2034 | reg = <2>; |
| 2035 | funnel_turing_in_turing_etm0: endpoint { |
| 2036 | slave-mode; |
| 2037 | remote-endpoint = |
| 2038 | <&turing_etm0_out_funnel_turing>; |
| 2039 | }; |
| 2040 | }; |
| 2041 | }; |
| 2042 | }; |
| 2043 | |
| 2044 | tpdm_turing: tpdm@6980000 { |
| 2045 | compatible = "arm,primecell"; |
| 2046 | arm,primecell-periphid = <0x000bb968>; |
| 2047 | reg = <0x6980000 0x1000>; |
| 2048 | reg-names = "tpdm-base"; |
| 2049 | |
| 2050 | coresight-name = "coresight-tpdm-turing"; |
| 2051 | |
| 2052 | clocks = <&clock_aop QDSS_CLK>; |
| 2053 | clock-names = "apb_pclk"; |
| 2054 | |
| 2055 | qcom,msr-fix-req; |
| 2056 | |
| 2057 | port { |
| 2058 | tpdm_turing_out_funnel_turing: endpoint { |
| 2059 | remote-endpoint = |
| 2060 | <&funnel_turing_in_tpdm_turing>; |
| 2061 | }; |
| 2062 | }; |
| 2063 | }; |
| 2064 | |
| 2065 | tpdm_llm_turing: tpdm@69810000 { |
| 2066 | compatible = "arm,primecell"; |
| 2067 | arm,primecell-periphid = <0x000bb968>; |
| 2068 | reg = <0x6981000 0x1000>; |
| 2069 | reg-names = "tpdm-base"; |
| 2070 | |
| 2071 | coresight-name = "coresight-tpdm-turing-llm"; |
| 2072 | |
| 2073 | clocks = <&clock_aop QDSS_CLK>; |
| 2074 | clock-names = "apb_pclk"; |
| 2075 | |
| 2076 | status = "disabled"; |
| 2077 | |
| 2078 | port { |
| 2079 | tpdm_llm_turing_out_funnel_turing: endpoint { |
| 2080 | remote-endpoint = |
| 2081 | <&funnel_turing_in_tpdm_llm_turing>; |
| 2082 | }; |
| 2083 | }; |
| 2084 | }; |
| 2085 | |
| 2086 | funnel_ddr_0: funnel@6e04000 { |
| 2087 | compatible = "arm,primecell"; |
| 2088 | arm,primecell-periphid = <0x000bb908>; |
| 2089 | |
| 2090 | reg = <0x6e04000 0x1000>; |
| 2091 | reg-names = "funnel-base"; |
| 2092 | |
| 2093 | coresight-name = "coresight-funnel-ddr-0"; |
| 2094 | |
| 2095 | clocks = <&clock_aop QDSS_CLK>; |
| 2096 | clock-names = "apb_pclk"; |
| 2097 | |
| 2098 | ports { |
| 2099 | #address-cells = <1>; |
| 2100 | #size-cells = <0>; |
| 2101 | port@0 { |
| 2102 | reg = <0>; |
| 2103 | funnel_ddr_0_out_funnel_dl_center: endpoint { |
| 2104 | remote-endpoint = |
| 2105 | <&funnel_dl_center_in_funnel_ddr_0>; |
| 2106 | }; |
| 2107 | }; |
| 2108 | |
| 2109 | port@1 { |
| 2110 | reg = <0>; |
| 2111 | funnel_ddr_0_in_funnel_ddr_ch02: endpoint { |
| 2112 | slave-mode; |
| 2113 | remote-endpoint = |
| 2114 | <&funnel_ddr_ch02_out_funnel_ddr_0>; |
| 2115 | }; |
| 2116 | }; |
| 2117 | |
| 2118 | port@2 { |
| 2119 | reg = <1>; |
| 2120 | funnel_ddr_0_in_funnel_ddr_ch13: endpoint { |
| 2121 | slave-mode; |
| 2122 | remote-endpoint = |
| 2123 | <&funnel_ddr_ch13_out_funnel_ddr_0>; |
| 2124 | }; |
| 2125 | }; |
| 2126 | |
| 2127 | port@3 { |
| 2128 | reg = <2>; |
| 2129 | funnel_ddr_0_in_tpdm_ddr: endpoint { |
| 2130 | slave-mode; |
| 2131 | remote-endpoint = |
| 2132 | <&tpdm_ddr_out_funnel_ddr_0>; |
| 2133 | }; |
| 2134 | }; |
| 2135 | }; |
| 2136 | }; |
| 2137 | |
| 2138 | funnel_ddr_ch02: funnel@6e12000 { |
| 2139 | compatible = "arm,primecell"; |
| 2140 | arm,primecell-periphid = <0x000bb908>; |
| 2141 | |
| 2142 | reg = <0x6e12000 0x1000>; |
| 2143 | reg-names = "funnel-base"; |
| 2144 | |
| 2145 | coresight-name = "coresight-funnel-ddr-ch02"; |
| 2146 | |
| 2147 | clocks = <&clock_aop QDSS_CLK>; |
| 2148 | clock-names = "apb_pclk"; |
| 2149 | |
| 2150 | ports { |
| 2151 | #address-cells = <1>; |
| 2152 | #size-cells = <0>; |
| 2153 | port@0 { |
| 2154 | reg = <0>; |
| 2155 | funnel_ddr_ch02_out_funnel_ddr_0: endpoint { |
| 2156 | remote-endpoint = |
| 2157 | <&funnel_ddr_0_in_funnel_ddr_ch02>; |
| 2158 | }; |
| 2159 | }; |
| 2160 | |
| 2161 | port@1 { |
| 2162 | reg = <0>; |
| 2163 | funnel_ddr_ch02_in_tpdm_ddr_ch02: endpoint { |
| 2164 | slave-mode; |
| 2165 | remote-endpoint = |
| 2166 | <&tpdm_ddr_ch02_out_funnel_ddr_ch02>; |
| 2167 | }; |
| 2168 | }; |
| 2169 | }; |
| 2170 | }; |
| 2171 | |
| 2172 | funnel_ddr_ch13: funnel@6e22000 { |
| 2173 | compatible = "arm,primecell"; |
| 2174 | arm,primecell-periphid = <0x000bb908>; |
| 2175 | |
| 2176 | reg = <0x6e22000 0x1000>; |
| 2177 | reg-names = "funnel-base"; |
| 2178 | |
| 2179 | coresight-name = "coresight-funnel-ddr-ch13"; |
| 2180 | |
| 2181 | clocks = <&clock_aop QDSS_CLK>; |
| 2182 | clock-names = "apb_pclk"; |
| 2183 | |
| 2184 | ports { |
| 2185 | #address-cells = <1>; |
| 2186 | #size-cells = <0>; |
| 2187 | port@0 { |
| 2188 | reg = <0>; |
| 2189 | funnel_ddr_ch13_out_funnel_ddr_0: endpoint { |
| 2190 | remote-endpoint = |
| 2191 | <&funnel_ddr_0_in_funnel_ddr_ch13>; |
| 2192 | }; |
| 2193 | }; |
| 2194 | |
| 2195 | port@1 { |
| 2196 | reg = <0>; |
| 2197 | funnel_ddr_ch13_in_tpdm_ddr_ch13: endpoint { |
| 2198 | slave-mode; |
| 2199 | remote-endpoint = |
| 2200 | <&tpdm_ddr_ch13_out_funnel_ddr_ch13>; |
| 2201 | }; |
| 2202 | }; |
| 2203 | }; |
| 2204 | }; |
| 2205 | |
| 2206 | tpdm_ddr_ch02: tpdm@6e10000 { |
| 2207 | compatible = "arm,primecell"; |
| 2208 | arm,primecell-periphid = <0x000bb968>; |
| 2209 | reg = <0x06e10000 0x1000>; |
| 2210 | reg-names = "tpdm-base"; |
| 2211 | |
| 2212 | coresight-name = "coresight-tpdm-ddr-ch02"; |
| 2213 | |
| 2214 | clocks = <&clock_aop QDSS_CLK>; |
| 2215 | clock-names = "apb_pclk"; |
| 2216 | |
| 2217 | qcom,msr-fix-req; |
| 2218 | |
| 2219 | port { |
| 2220 | tpdm_ddr_ch02_out_funnel_ddr_ch02: endpoint { |
| 2221 | remote-endpoint = |
| 2222 | <&funnel_ddr_ch02_in_tpdm_ddr_ch02>; |
| 2223 | }; |
| 2224 | }; |
| 2225 | }; |
| 2226 | |
| 2227 | tpdm_ddr_ch13: tpdm@6e20000 { |
| 2228 | compatible = "arm,primecell"; |
| 2229 | arm,primecell-periphid = <0x000bb968>; |
| 2230 | reg = <0x06e20000 0x1000>; |
| 2231 | reg-names = "tpdm-base"; |
| 2232 | |
| 2233 | coresight-name = "coresight-tpdm-ddr-ch13"; |
| 2234 | |
| 2235 | clocks = <&clock_aop QDSS_CLK>; |
| 2236 | clock-names = "apb_pclk"; |
| 2237 | |
| 2238 | qcom,msr-fix-req; |
| 2239 | |
| 2240 | port { |
| 2241 | tpdm_ddr_ch13_out_funnel_ddr_ch13: endpoint { |
| 2242 | remote-endpoint = |
| 2243 | <&funnel_ddr_ch13_in_tpdm_ddr_ch13>; |
| 2244 | }; |
| 2245 | }; |
| 2246 | }; |
| 2247 | |
| 2248 | tpdm_ddr: tpdm@6e00000 { |
| 2249 | compatible = "arm,primecell"; |
| 2250 | arm,primecell-periphid = <0x000bb968>; |
| 2251 | reg = <0x06e00000 0x1000>; |
| 2252 | reg-names = "tpdm-base"; |
| 2253 | |
| 2254 | coresight-name = "coresight-tpdm-ddr"; |
| 2255 | |
| 2256 | status = "disabled"; |
| 2257 | clocks = <&clock_aop QDSS_CLK>; |
| 2258 | clock-names = "apb_pclk"; |
| 2259 | |
| 2260 | port { |
| 2261 | tpdm_ddr_out_funnel_ddr_0: endpoint { |
| 2262 | remote-endpoint = <&funnel_ddr_0_in_tpdm_ddr>; |
| 2263 | }; |
| 2264 | }; |
| 2265 | }; |
| 2266 | |
| 2267 | funnel_qatb: funnel@6005000 { |
| 2268 | compatible = "arm,primecell"; |
| 2269 | arm,primecell-periphid = <0x000bb908>; |
| 2270 | |
| 2271 | reg = <0x6005000 0x1000>; |
| 2272 | reg-names = "funnel-base"; |
| 2273 | |
| 2274 | coresight-name = "coresight-funnel-qatb"; |
| 2275 | |
| 2276 | clocks = <&clock_aop QDSS_CLK>; |
| 2277 | clock-names = "apb_pclk"; |
| 2278 | |
| 2279 | ports { |
| 2280 | #address-cells = <1>; |
| 2281 | #size-cells = <0>; |
| 2282 | port@0 { |
| 2283 | reg = <0>; |
| 2284 | funnel_qatb_out_funnel_in0: endpoint { |
| 2285 | remote-endpoint = |
| 2286 | <&funnel_in0_in_funnel_qatb>; |
| 2287 | }; |
| 2288 | }; |
| 2289 | |
| 2290 | port@1 { |
| 2291 | reg = <0>; |
| 2292 | funnel_qatb_in_tpda: endpoint { |
| 2293 | slave-mode; |
| 2294 | remote-endpoint = |
| 2295 | <&tpda_out_funnel_qatb>; |
| 2296 | }; |
| 2297 | }; |
| 2298 | |
| 2299 | port@2 { |
| 2300 | reg = <3>; |
| 2301 | qatb3_in_funnel_dl_center: endpoint { |
| 2302 | slave-mode; |
| 2303 | remote-endpoint = |
| 2304 | <&funnel_dl_center_out_qatb3>; |
| 2305 | }; |
| 2306 | }; |
| 2307 | }; |
| 2308 | }; |
| 2309 | |
| 2310 | cti0_apss: cti@78e0000 { |
| 2311 | compatible = "arm,primecell"; |
| 2312 | arm,primecell-periphid = <0x000bb966>; |
| 2313 | reg = <0x78e0000 0x1000>; |
| 2314 | reg-names = "cti-base"; |
| 2315 | |
| 2316 | coresight-name = "coresight-cti-apss_cti0"; |
| 2317 | |
| 2318 | clocks = <&clock_aop QDSS_CLK>; |
| 2319 | clock-names = "apb_pclk"; |
| 2320 | }; |
| 2321 | |
| 2322 | cti1_apss: cti@78f0000 { |
| 2323 | compatible = "arm,primecell"; |
| 2324 | arm,primecell-periphid = <0x000bb966>; |
| 2325 | reg = <0x78f0000 0x1000>; |
| 2326 | reg-names = "cti-base"; |
| 2327 | |
| 2328 | coresight-name = "coresight-cti-apss_cti1"; |
| 2329 | |
| 2330 | clocks = <&clock_aop QDSS_CLK>; |
| 2331 | clock-names = "apb_pclk"; |
| 2332 | }; |
| 2333 | |
| 2334 | cti2_apss: cti@7900000 { |
| 2335 | compatible = "arm,primecell"; |
| 2336 | arm,primecell-periphid = <0x000bb966>; |
| 2337 | reg = <0x7900000 0x1000>; |
| 2338 | reg-names = "cti-base"; |
| 2339 | |
| 2340 | coresight-name = "coresight-cti-apss_cti2"; |
| 2341 | |
| 2342 | clocks = <&clock_aop QDSS_CLK>; |
| 2343 | clock-names = "apb_pclk"; |
| 2344 | }; |
| 2345 | |
| 2346 | cti0_ddr0: cti@6e01000 { |
| 2347 | compatible = "arm,primecell"; |
| 2348 | arm,primecell-periphid = <0x000bb966>; |
| 2349 | reg = <0x6e01000 0x1000>; |
| 2350 | reg-names = "cti-base"; |
| 2351 | |
| 2352 | coresight-name = "coresight-cti-ddr_dl_0_cti_0"; |
| 2353 | |
| 2354 | clocks = <&clock_aop QDSS_CLK>; |
| 2355 | clock-names = "apb_pclk"; |
| 2356 | }; |
| 2357 | |
| 2358 | cti1_ddr0: cti@6e02000 { |
| 2359 | compatible = "arm,primecell"; |
| 2360 | arm,primecell-periphid = <0x000bb966>; |
| 2361 | reg = <0x6e02000 0x1000>; |
| 2362 | reg-names = "cti-base"; |
| 2363 | |
| 2364 | coresight-name = "coresight-cti-ddr_dl_0_cti_1"; |
| 2365 | |
| 2366 | clocks = <&clock_aop QDSS_CLK>; |
| 2367 | clock-names = "apb_pclk"; |
| 2368 | }; |
| 2369 | |
| 2370 | cti2_ddr0: cti@6e03000 { |
| 2371 | compatible = "arm,primecell"; |
| 2372 | arm,primecell-periphid = <0x000bb966>; |
| 2373 | reg = <0x6e03000 0x1000>; |
| 2374 | reg-names = "cti-base"; |
| 2375 | |
| 2376 | coresight-name = "coresight-cti-ddr_dl_0_cti_2"; |
| 2377 | |
| 2378 | clocks = <&clock_aop QDSS_CLK>; |
| 2379 | clock-names = "apb_pclk"; |
| 2380 | }; |
| 2381 | |
| 2382 | cti0_ddr1: cti@6e0c000 { |
| 2383 | compatible = "arm,primecell"; |
| 2384 | arm,primecell-periphid = <0x000bb966>; |
| 2385 | reg = <0x6e0c000 0x1000>; |
| 2386 | reg-names = "cti-base"; |
| 2387 | |
| 2388 | coresight-name = "coresight-cti-ddr_dl_1_cti_0"; |
| 2389 | |
| 2390 | clocks = <&clock_aop QDSS_CLK>; |
| 2391 | clock-names = "apb_pclk"; |
| 2392 | }; |
| 2393 | |
| 2394 | cti1_ddr1: cti@6e0d000 { |
| 2395 | compatible = "arm,primecell"; |
| 2396 | arm,primecell-periphid = <0x000bb966>; |
| 2397 | reg = <0x6e0d000 0x1000>; |
| 2398 | reg-names = "cti-base"; |
| 2399 | |
| 2400 | coresight-name = "coresight-cti-ddr_dl_1_cti_1"; |
| 2401 | |
| 2402 | clocks = <&clock_aop QDSS_CLK>; |
| 2403 | clock-names = "apb_pclk"; |
| 2404 | }; |
| 2405 | |
| 2406 | cti2_ddr1: cti@6e0e000 { |
| 2407 | compatible = "arm,primecell"; |
| 2408 | arm,primecell-periphid = <0x000bb966>; |
| 2409 | reg = <0x6e0e000 0x1000>; |
| 2410 | reg-names = "cti-base"; |
| 2411 | |
| 2412 | coresight-name = "coresight-cti-ddr_dl_1_cti_2"; |
| 2413 | |
| 2414 | clocks = <&clock_aop QDSS_CLK>; |
| 2415 | clock-names = "apb_pclk"; |
| 2416 | }; |
| 2417 | |
| 2418 | cti_ddr_ch02: cti@6e11000 { |
| 2419 | compatible = "arm,primecell"; |
| 2420 | arm,primecell-periphid = <0x000bb966>; |
| 2421 | reg = <0x6e11000 0x1000>; |
| 2422 | reg-names = "cti-base"; |
| 2423 | |
| 2424 | coresight-name = "coresight-cti-ddr_ch02_dl_cti_0"; |
| 2425 | |
| 2426 | clocks = <&clock_aop QDSS_CLK>; |
| 2427 | clock-names = "apb_pclk"; |
| 2428 | }; |
| 2429 | |
| 2430 | cti_ddr_ch13: cti@6e21000 { |
| 2431 | compatible = "arm,primecell"; |
| 2432 | arm,primecell-periphid = <0x000bb966>; |
| 2433 | reg = <0x6e21000 0x1000>; |
| 2434 | reg-names = "cti-base"; |
| 2435 | |
| 2436 | coresight-name = "coresight-cti-ddr_ch13_dl_cti_0"; |
| 2437 | |
| 2438 | clocks = <&clock_aop QDSS_CLK>; |
| 2439 | clock-names = "apb_pclk"; |
| 2440 | }; |
| 2441 | |
| 2442 | cti0_dlmm: cti@6c09000 { |
| 2443 | compatible = "arm,primecell"; |
| 2444 | arm,primecell-periphid = <0x000bb966>; |
| 2445 | reg = <0x6c09000 0x1000>; |
| 2446 | reg-names = "cti-base"; |
| 2447 | |
| 2448 | coresight-name = "coresight-cti-dlmm_cti0"; |
| 2449 | |
| 2450 | clocks = <&clock_aop QDSS_CLK>; |
| 2451 | clock-names = "apb_pclk"; |
| 2452 | }; |
| 2453 | |
| 2454 | cti1_dlmm: cti@6c0a000 { |
| 2455 | compatible = "arm,primecell"; |
| 2456 | arm,primecell-periphid = <0x000bb966>; |
| 2457 | reg = <0x6c0a000 0x1000>; |
| 2458 | reg-names = "cti-base"; |
| 2459 | |
| 2460 | coresight-name = "coresight-cti-dlmm_cti1"; |
| 2461 | |
| 2462 | clocks = <&clock_aop QDSS_CLK>; |
| 2463 | clock-names = "apb_pclk"; |
| 2464 | }; |
| 2465 | |
| 2466 | cti0_dlct: cti@6c2a000 { |
| 2467 | compatible = "arm,primecell"; |
| 2468 | arm,primecell-periphid = <0x000bb966>; |
| 2469 | reg = <0x6c2a000 0x1000>; |
| 2470 | reg-names = "cti-base"; |
| 2471 | |
| 2472 | coresight-name = "coresight-cti-dlct_cti0"; |
| 2473 | |
| 2474 | clocks = <&clock_aop QDSS_CLK>; |
| 2475 | clock-names = "apb_pclk"; |
| 2476 | }; |
| 2477 | |
| 2478 | cti1_dlct: cti@6c2b000 { |
| 2479 | compatible = "arm,primecell"; |
| 2480 | arm,primecell-periphid = <0x000bb966>; |
| 2481 | reg = <0x6c2b000 0x1000>; |
| 2482 | reg-names = "cti-base"; |
| 2483 | |
| 2484 | coresight-name = "coresight-cti-dlct_cti1"; |
| 2485 | |
| 2486 | clocks = <&clock_aop QDSS_CLK>; |
| 2487 | clock-names = "apb_pclk"; |
| 2488 | }; |
| 2489 | |
| 2490 | cti2_dlct: cti@6c2c000 { |
| 2491 | compatible = "arm,primecell"; |
| 2492 | arm,primecell-periphid = <0x000bb966>; |
| 2493 | reg = <0x6c2c000 0x1000>; |
| 2494 | reg-names = "cti-base"; |
| 2495 | |
| 2496 | coresight-name = "coresight-cti-dlct_cti2"; |
| 2497 | |
| 2498 | clocks = <&clock_aop QDSS_CLK>; |
| 2499 | clock-names = "apb_pclk"; |
| 2500 | }; |
| 2501 | |
| 2502 | cti0: cti@6010000 { |
| 2503 | compatible = "arm,primecell"; |
| 2504 | arm,primecell-periphid = <0x000bb966>; |
| 2505 | reg = <0x6010000 0x1000>; |
| 2506 | reg-names = "cti-base"; |
| 2507 | |
| 2508 | coresight-name = "coresight-cti0"; |
| 2509 | |
| 2510 | clocks = <&clock_aop QDSS_CLK>; |
| 2511 | clock-names = "apb_pclk"; |
| 2512 | |
| 2513 | }; |
| 2514 | |
| 2515 | cti1: cti@6011000 { |
| 2516 | compatible = "arm,primecell"; |
| 2517 | arm,primecell-periphid = <0x000bb966>; |
| 2518 | reg = <0x6011000 0x1000>; |
| 2519 | reg-names = "cti-base"; |
| 2520 | |
| 2521 | coresight-name = "coresight-cti1"; |
| 2522 | |
| 2523 | clocks = <&clock_aop QDSS_CLK>; |
| 2524 | clock-names = "apb_pclk"; |
| 2525 | |
| 2526 | }; |
| 2527 | |
| 2528 | cti2: cti@6012000 { |
| 2529 | compatible = "arm,primecell"; |
| 2530 | arm,primecell-periphid = <0x000bb966>; |
| 2531 | reg = <0x6012000 0x1000>; |
| 2532 | reg-names = "cti-base"; |
| 2533 | |
| 2534 | coresight-name = "coresight-cti2"; |
| 2535 | |
| 2536 | clocks = <&clock_aop QDSS_CLK>; |
| 2537 | clock-names = "apb_pclk"; |
| 2538 | |
| 2539 | qcom,cti-gpio-trigout = <4>; |
| 2540 | pinctrl-names = "cti-trigout-pctrl"; |
| 2541 | pinctrl-0 = <&trigout_a>; |
| 2542 | }; |
| 2543 | |
| 2544 | cti3: cti@6013000 { |
| 2545 | compatible = "arm,primecell"; |
| 2546 | arm,primecell-periphid = <0x000bb966>; |
| 2547 | reg = <0x6013000 0x1000>; |
| 2548 | reg-names = "cti-base"; |
| 2549 | |
| 2550 | coresight-name = "coresight-cti3"; |
| 2551 | |
| 2552 | clocks = <&clock_aop QDSS_CLK>; |
| 2553 | clock-names = "apb_pclk"; |
| 2554 | |
| 2555 | }; |
| 2556 | |
| 2557 | cti4: cti@6014000 { |
| 2558 | compatible = "arm,primecell"; |
| 2559 | arm,primecell-periphid = <0x000bb966>; |
| 2560 | reg = <0x6014000 0x1000>; |
| 2561 | reg-names = "cti-base"; |
| 2562 | |
| 2563 | coresight-name = "coresight-cti4"; |
| 2564 | |
| 2565 | clocks = <&clock_aop QDSS_CLK>; |
| 2566 | clock-names = "apb_pclk"; |
| 2567 | |
| 2568 | }; |
| 2569 | |
| 2570 | cti5: cti@6015000 { |
| 2571 | compatible = "arm,primecell"; |
| 2572 | arm,primecell-periphid = <0x000bb966>; |
| 2573 | reg = <0x6015000 0x1000>; |
| 2574 | reg-names = "cti-base"; |
| 2575 | |
| 2576 | coresight-name = "coresight-cti5"; |
| 2577 | |
| 2578 | clocks = <&clock_aop QDSS_CLK>; |
| 2579 | clock-names = "apb_pclk"; |
| 2580 | |
| 2581 | }; |
| 2582 | |
| 2583 | cti6: cti@6016000 { |
| 2584 | compatible = "arm,primecell"; |
| 2585 | arm,primecell-periphid = <0x000bb966>; |
| 2586 | reg = <0x6016000 0x1000>; |
| 2587 | reg-names = "cti-base"; |
| 2588 | |
| 2589 | coresight-name = "coresight-cti6"; |
| 2590 | |
| 2591 | clocks = <&clock_aop QDSS_CLK>; |
| 2592 | clock-names = "apb_pclk"; |
| 2593 | |
| 2594 | }; |
| 2595 | |
| 2596 | cti7: cti@6017000 { |
| 2597 | compatible = "arm,primecell"; |
| 2598 | arm,primecell-periphid = <0x000bb966>; |
| 2599 | reg = <0x6017000 0x1000>; |
| 2600 | reg-names = "cti-base"; |
| 2601 | |
| 2602 | coresight-name = "coresight-cti7"; |
| 2603 | |
| 2604 | clocks = <&clock_aop QDSS_CLK>; |
| 2605 | clock-names = "apb_pclk"; |
| 2606 | |
| 2607 | }; |
| 2608 | |
| 2609 | cti8: cti@6018000 { |
| 2610 | compatible = "arm,primecell"; |
| 2611 | arm,primecell-periphid = <0x000bb966>; |
| 2612 | reg = <0x6018000 0x1000>; |
| 2613 | reg-names = "cti-base"; |
| 2614 | |
| 2615 | coresight-name = "coresight-cti8"; |
| 2616 | |
| 2617 | clocks = <&clock_aop QDSS_CLK>; |
| 2618 | clock-names = "apb_pclk"; |
| 2619 | |
| 2620 | }; |
| 2621 | |
| 2622 | cti9: cti@6019000 { |
| 2623 | compatible = "arm,primecell"; |
| 2624 | arm,primecell-periphid = <0x000bb966>; |
| 2625 | reg = <0x6019000 0x1000>; |
| 2626 | reg-names = "cti-base"; |
| 2627 | |
| 2628 | coresight-name = "coresight-cti9"; |
| 2629 | |
| 2630 | clocks = <&clock_aop QDSS_CLK>; |
| 2631 | clock-names = "apb_pclk"; |
| 2632 | |
| 2633 | }; |
| 2634 | |
| 2635 | cti10: cti@601a000 { |
| 2636 | compatible = "arm,primecell"; |
| 2637 | arm,primecell-periphid = <0x000bb966>; |
| 2638 | reg = <0x601a000 0x1000>; |
| 2639 | reg-names = "cti-base"; |
| 2640 | |
| 2641 | coresight-name = "coresight-cti10"; |
| 2642 | |
| 2643 | clocks = <&clock_aop QDSS_CLK>; |
| 2644 | clock-names = "apb_pclk"; |
| 2645 | |
| 2646 | }; |
| 2647 | |
| 2648 | cti11: cti@601b000 { |
| 2649 | compatible = "arm,primecell"; |
| 2650 | arm,primecell-periphid = <0x000bb966>; |
| 2651 | reg = <0x601b000 0x1000>; |
| 2652 | reg-names = "cti-base"; |
| 2653 | |
| 2654 | coresight-name = "coresight-cti11"; |
| 2655 | |
| 2656 | clocks = <&clock_aop QDSS_CLK>; |
| 2657 | clock-names = "apb_pclk"; |
| 2658 | |
| 2659 | }; |
| 2660 | |
| 2661 | cti12: cti@601c000 { |
| 2662 | compatible = "arm,primecell"; |
| 2663 | arm,primecell-periphid = <0x000bb966>; |
| 2664 | reg = <0x601c000 0x1000>; |
| 2665 | reg-names = "cti-base"; |
| 2666 | |
| 2667 | coresight-name = "coresight-cti12"; |
| 2668 | |
| 2669 | clocks = <&clock_aop QDSS_CLK>; |
| 2670 | clock-names = "apb_pclk"; |
| 2671 | |
| 2672 | }; |
| 2673 | |
| 2674 | cti13: cti@601d000 { |
| 2675 | compatible = "arm,primecell"; |
| 2676 | arm,primecell-periphid = <0x000bb966>; |
| 2677 | reg = <0x601d000 0x1000>; |
| 2678 | reg-names = "cti-base"; |
| 2679 | |
| 2680 | coresight-name = "coresight-cti13"; |
| 2681 | |
| 2682 | clocks = <&clock_aop QDSS_CLK>; |
| 2683 | clock-names = "apb_pclk"; |
| 2684 | |
| 2685 | }; |
| 2686 | |
| 2687 | cti14: cti@601e000 { |
| 2688 | compatible = "arm,primecell"; |
| 2689 | arm,primecell-periphid = <0x000bb966>; |
| 2690 | reg = <0x601e000 0x1000>; |
| 2691 | reg-names = "cti-base"; |
| 2692 | |
| 2693 | coresight-name = "coresight-cti14"; |
| 2694 | |
| 2695 | clocks = <&clock_aop QDSS_CLK>; |
| 2696 | clock-names = "apb_pclk"; |
| 2697 | |
| 2698 | }; |
| 2699 | |
| 2700 | cti15: cti@601f000 { |
| 2701 | compatible = "arm,primecell"; |
| 2702 | arm,primecell-periphid = <0x000bb966>; |
| 2703 | reg = <0x601f000 0x1000>; |
| 2704 | reg-names = "cti-base"; |
| 2705 | |
| 2706 | coresight-name = "coresight-cti15"; |
| 2707 | |
| 2708 | clocks = <&clock_aop QDSS_CLK>; |
| 2709 | clock-names = "apb_pclk"; |
| 2710 | |
| 2711 | }; |
| 2712 | |
| 2713 | cti_cpu0: cti@7020000 { |
| 2714 | compatible = "arm,primecell"; |
| 2715 | arm,primecell-periphid = <0x000bb966>; |
| 2716 | reg = <0x7020000 0x1000>; |
| 2717 | reg-names = "cti-base"; |
| 2718 | |
| 2719 | coresight-name = "coresight-cti-cpu0"; |
| 2720 | cpu = <&CPU0>; |
| 2721 | |
| 2722 | clocks = <&clock_aop QDSS_CLK>; |
| 2723 | clock-names = "apb_pclk"; |
| 2724 | |
| 2725 | }; |
| 2726 | |
| 2727 | cti_cpu1: cti@7120000 { |
| 2728 | compatible = "arm,primecell"; |
| 2729 | arm,primecell-periphid = <0x000bb966>; |
| 2730 | reg = <0x7120000 0x1000>; |
| 2731 | reg-names = "cti-base"; |
| 2732 | |
| 2733 | coresight-name = "coresight-cti-cpu1"; |
| 2734 | cpu = <&CPU1>; |
| 2735 | |
| 2736 | clocks = <&clock_aop QDSS_CLK>; |
| 2737 | clock-names = "apb_pclk"; |
| 2738 | }; |
| 2739 | |
| 2740 | cti_cpu2: cti@7220000 { |
| 2741 | compatible = "arm,primecell"; |
| 2742 | arm,primecell-periphid = <0x000bb966>; |
| 2743 | reg = <0x7220000 0x1000>; |
| 2744 | reg-names = "cti-base"; |
| 2745 | |
| 2746 | coresight-name = "coresight-cti-cpu2"; |
| 2747 | cpu = <&CPU2>; |
| 2748 | |
| 2749 | clocks = <&clock_aop QDSS_CLK>; |
| 2750 | clock-names = "apb_pclk"; |
| 2751 | }; |
| 2752 | |
| 2753 | cti_cpu3: cti@7320000 { |
| 2754 | compatible = "arm,primecell"; |
| 2755 | arm,primecell-periphid = <0x000bb966>; |
| 2756 | reg = <0x7320000 0x1000>; |
| 2757 | reg-names = "cti-base"; |
| 2758 | |
| 2759 | coresight-name = "coresight-cti-cpu3"; |
| 2760 | cpu = <&CPU3>; |
| 2761 | |
| 2762 | clocks = <&clock_aop QDSS_CLK>; |
| 2763 | clock-names = "apb_pclk"; |
| 2764 | }; |
| 2765 | |
| 2766 | cti_cpu4: cti@7420000 { |
| 2767 | compatible = "arm,primecell"; |
| 2768 | arm,primecell-periphid = <0x000bb966>; |
| 2769 | reg = <0x7420000 0x1000>; |
| 2770 | reg-names = "cti-base"; |
| 2771 | |
| 2772 | coresight-name = "coresight-cti-cpu4"; |
| 2773 | cpu = <&CPU4>; |
| 2774 | |
| 2775 | clocks = <&clock_aop QDSS_CLK>; |
| 2776 | clock-names = "apb_pclk"; |
| 2777 | }; |
| 2778 | |
| 2779 | cti_cpu5: cti@7520000 { |
| 2780 | compatible = "arm,primecell"; |
| 2781 | arm,primecell-periphid = <0x000bb966>; |
| 2782 | reg = <0x7520000 0x1000>; |
| 2783 | reg-names = "cti-base"; |
| 2784 | |
| 2785 | coresight-name = "coresight-cti-cpu5"; |
| 2786 | cpu = <&CPU5>; |
| 2787 | |
| 2788 | clocks = <&clock_aop QDSS_CLK>; |
| 2789 | clock-names = "apb_pclk"; |
| 2790 | }; |
| 2791 | |
| 2792 | cti_cpu6: cti@7620000 { |
| 2793 | compatible = "arm,primecell"; |
| 2794 | arm,primecell-periphid = <0x000bb966>; |
| 2795 | reg = <0x7620000 0x1000>; |
| 2796 | reg-names = "cti-base"; |
| 2797 | |
| 2798 | coresight-name = "coresight-cti-cpu6"; |
| 2799 | cpu = <&CPU6>; |
| 2800 | |
| 2801 | clocks = <&clock_aop QDSS_CLK>; |
| 2802 | clock-names = "apb_pclk"; |
| 2803 | }; |
| 2804 | |
| 2805 | cti_cpu7: cti@7720000 { |
| 2806 | compatible = "arm,primecell"; |
| 2807 | arm,primecell-periphid = <0x000bb966>; |
| 2808 | reg = <0x7720000 0x1000>; |
| 2809 | reg-names = "cti-base"; |
| 2810 | |
| 2811 | coresight-name = "coresight-cti-cpu7"; |
| 2812 | cpu = <&CPU7>; |
| 2813 | |
| 2814 | clocks = <&clock_aop QDSS_CLK>; |
| 2815 | clock-names = "apb_pclk"; |
| 2816 | }; |
| 2817 | |
| 2818 | cti_gpu_m3: cti@6962000 { |
| 2819 | compatible = "arm,primecell"; |
| 2820 | arm,primecell-periphid = <0x000bb966>; |
| 2821 | reg = <0x6962000 0x1000>; |
| 2822 | reg-names = "cti-base"; |
| 2823 | |
| 2824 | coresight-name = "coresight-cti-gpu_cortex_m3"; |
| 2825 | status = "disabled"; |
| 2826 | clocks = <&clock_aop QDSS_CLK>, |
| 2827 | <&clock_gpucc GPU_CC_CXO_CLK>, |
| 2828 | <&clock_gcc GCC_DDRSS_GPU_AXI_CLK>, |
| 2829 | <&clock_gcc GCC_GPU_MEMNOC_GFX_CLK>, |
| 2830 | <&clock_gpucc GPU_CC_CX_GMU_CLK>, |
| 2831 | <&clock_gpucc GPU_CC_AHB_CLK>, |
| 2832 | <&clock_cpucc L3_GPU_VOTE_CLK>; |
| 2833 | |
| 2834 | clock-names = "apb_pclk", |
| 2835 | "rbbmtimer_clk", |
| 2836 | "mem_clk", |
| 2837 | "mem_iface_clk", |
| 2838 | "gmu_clk", |
| 2839 | "gpu_cc_ahb", |
| 2840 | "l3_vote"; |
| 2841 | |
| 2842 | qcom,proxy-clks = "rbbmtimer_clk", |
| 2843 | "mem_clk", |
| 2844 | "mem_iface_clk", |
| 2845 | "gmu_clk", |
| 2846 | "gpu_cc_ahb", |
| 2847 | "l3_vote"; |
| 2848 | |
| 2849 | vddcx-supply = <&gpu_cx_gdsc>; |
| 2850 | vdd-supply = <&gpu_gx_gdsc>; |
| 2851 | regulator-names = "vddcx", "vdd"; |
| 2852 | qcom,proxy-regs = "vddcx", "vdd"; |
| 2853 | }; |
| 2854 | |
| 2855 | cti_gpu_isdb: cti@6961000 { |
| 2856 | compatible = "arm,primecell"; |
| 2857 | arm,primecell-periphid = <0x000bb966>; |
| 2858 | reg = <0x6961000 0x1000>; |
| 2859 | reg-names = "cti-base"; |
| 2860 | |
| 2861 | coresight-name = "coresight-cti-gpu_isdb_cti"; |
| 2862 | status = "disabled"; |
| 2863 | clocks = <&clock_aop QDSS_CLK>, |
| 2864 | <&clock_gpucc GPU_CC_CXO_CLK>, |
| 2865 | <&clock_gcc GCC_DDRSS_GPU_AXI_CLK>, |
| 2866 | <&clock_gcc GCC_GPU_MEMNOC_GFX_CLK>, |
| 2867 | <&clock_gpucc GPU_CC_CX_GMU_CLK>, |
| 2868 | <&clock_gpucc GPU_CC_AHB_CLK>, |
| 2869 | <&clock_cpucc L3_GPU_VOTE_CLK>; |
| 2870 | |
| 2871 | clock-names = "apb_pclk", |
| 2872 | "rbbmtimer_clk", |
| 2873 | "mem_clk", |
| 2874 | "mem_iface_clk", |
| 2875 | "gmu_clk", |
| 2876 | "gpu_cc_ahb", |
| 2877 | "l3_vote"; |
| 2878 | |
| 2879 | qcom,proxy-clks = "rbbmtimer_clk", |
| 2880 | "mem_clk", |
| 2881 | "mem_iface_clk", |
| 2882 | "gmu_clk", |
| 2883 | "gpu_cc_ahb", |
| 2884 | "l3_vote"; |
| 2885 | |
| 2886 | vddcx-supply = <&gpu_cx_gdsc>; |
| 2887 | vdd-supply = <&gpu_gx_gdsc>; |
| 2888 | regulator-names = "vddcx", "vdd"; |
| 2889 | qcom,proxy-regs = "vddcx", "vdd"; |
| 2890 | }; |
| 2891 | |
| 2892 | cti_iris: cti@6831000 { |
| 2893 | compatible = "arm,primecell"; |
| 2894 | arm,primecell-periphid = <0x000bb966>; |
| 2895 | reg = <0x6831000 0x1000>; |
| 2896 | reg-names = "cti-base"; |
| 2897 | |
| 2898 | coresight-name = "coresight-cti-iris_dl_cti"; |
| 2899 | |
| 2900 | clocks = <&clock_aop QDSS_CLK>; |
| 2901 | clock-names = "apb_pclk"; |
| 2902 | }; |
| 2903 | |
| 2904 | cti_lpass: cti@6845000 { |
| 2905 | compatible = "arm,primecell"; |
| 2906 | arm,primecell-periphid = <0x000bb966>; |
| 2907 | reg = <0x6845000 0x1000>; |
| 2908 | reg-names = "cti-base"; |
| 2909 | |
| 2910 | coresight-name = "coresight-cti-lpass_dl_cti"; |
| 2911 | |
| 2912 | clocks = <&clock_aop QDSS_CLK>; |
| 2913 | clock-names = "apb_pclk"; |
| 2914 | }; |
| 2915 | |
| 2916 | cti_lpass_lpi: cti@6b21000 { |
| 2917 | compatible = "arm,primecell"; |
| 2918 | arm,primecell-periphid = <0x000bb966>; |
| 2919 | reg = <0x6b21000 0x1000>; |
| 2920 | reg-names = "cti-base"; |
| 2921 | |
| 2922 | coresight-name = "coresight-cti-lpass_lpi_cti"; |
| 2923 | status = "disabled"; |
| 2924 | |
| 2925 | clocks = <&clock_aop QDSS_CLK>; |
| 2926 | clock-names = "apb_pclk"; |
| 2927 | }; |
| 2928 | |
| 2929 | cti_lpass_q6: cti@6b2b000 { |
| 2930 | compatible = "arm,primecell"; |
| 2931 | arm,primecell-periphid = <0x000bb966>; |
| 2932 | reg = <0x6b2b000 0x1000>; |
| 2933 | reg-names = "cti-base"; |
| 2934 | |
| 2935 | coresight-name = "coresight-cti-lpass_q6_cti"; |
| 2936 | status = "disabled"; |
| 2937 | |
| 2938 | clocks = <&clock_aop QDSS_CLK>; |
| 2939 | clock-names = "apb_pclk"; |
| 2940 | }; |
| 2941 | |
| 2942 | cti_mdss: cti@6c61000 { |
| 2943 | compatible = "arm,primecell"; |
| 2944 | arm,primecell-periphid = <0x000bb966>; |
| 2945 | reg = <0x6c61000 0x1000>; |
| 2946 | reg-names = "cti-base"; |
| 2947 | |
| 2948 | coresight-name = "coresight-cti-mdss_dl_cti"; |
| 2949 | |
| 2950 | clocks = <&clock_aop QDSS_CLK>; |
| 2951 | clock-names = "apb_pclk"; |
| 2952 | }; |
| 2953 | |
| 2954 | cti_npu_dl0: cti@6c42000 { |
| 2955 | compatible = "arm,primecell"; |
| 2956 | arm,primecell-periphid = <0x000bb966>; |
| 2957 | reg = <0x6c42000 0x1000>; |
| 2958 | reg-names = "cti-base"; |
| 2959 | |
| 2960 | coresight-name = "coresight-cti-npu_dl_cti_0"; |
| 2961 | |
| 2962 | clocks = <&clock_aop QDSS_CLK>; |
| 2963 | clock-names = "apb_pclk"; |
| 2964 | }; |
| 2965 | |
| 2966 | cti_npu_dl1: cti@6c43000 { |
| 2967 | compatible = "arm,primecell"; |
| 2968 | arm,primecell-periphid = <0x000bb966>; |
| 2969 | reg = <0x6c43000 0x1000>; |
| 2970 | reg-names = "cti-base"; |
| 2971 | |
| 2972 | coresight-name = "coresight-cti-npu_dl_cti_1"; |
| 2973 | |
| 2974 | clocks = <&clock_aop QDSS_CLK>; |
| 2975 | clock-names = "apb_pclk"; |
| 2976 | }; |
| 2977 | |
| 2978 | cti_npu: cti@6c4b000 { |
| 2979 | compatible = "arm,primecell"; |
| 2980 | arm,primecell-periphid = <0x000bb966>; |
| 2981 | reg = <0x6c4b000 0x1000>; |
| 2982 | reg-names = "cti-base"; |
| 2983 | |
| 2984 | coresight-name = "coresight-cti-npu_q6_cti"; |
| 2985 | |
| 2986 | clocks = <&clock_aop QDSS_CLK>; |
| 2987 | clock-names = "apb_pclk"; |
| 2988 | }; |
| 2989 | |
| 2990 | cti_titan: cti@6c13000 { |
| 2991 | compatible = "arm,primecell"; |
| 2992 | arm,primecell-periphid = <0x000bb966>; |
| 2993 | reg = <0x6c13000 0x1000>; |
| 2994 | reg-names = "cti-base"; |
| 2995 | |
| 2996 | coresight-name = "coresight-cti-sierra_a6_cti"; |
| 2997 | status = "disabled"; |
| 2998 | |
| 2999 | clocks = <&clock_aop QDSS_CLK>; |
| 3000 | clock-names = "apb_pclk"; |
| 3001 | }; |
| 3002 | |
| 3003 | cti_sdc: cti@6b40000 { |
| 3004 | compatible = "arm,primecell"; |
| 3005 | arm,primecell-periphid = <0x000bb966>; |
| 3006 | reg = <0x6b40000 0x1000>; |
| 3007 | reg-names = "cti-base"; |
| 3008 | |
| 3009 | coresight-name = "coresight-cti-ssc_cortex_m3"; |
| 3010 | status = "disabled"; |
| 3011 | |
| 3012 | clocks = <&clock_aop QDSS_CLK>; |
| 3013 | clock-names = "apb_pclk"; |
| 3014 | }; |
| 3015 | |
| 3016 | cti_ssc0: cti@6b4b000 { |
| 3017 | compatible = "arm,primecell"; |
| 3018 | arm,primecell-periphid = <0x000bb966>; |
| 3019 | reg = <0x6b4b000 0x1000>; |
| 3020 | reg-names = "cti-base"; |
| 3021 | |
| 3022 | coresight-name = "coresight-cti-ssc_cti0_q6"; |
| 3023 | status = "disabled"; |
| 3024 | |
| 3025 | clocks = <&clock_aop QDSS_CLK>; |
| 3026 | clock-names = "apb_pclk"; |
| 3027 | }; |
| 3028 | |
| 3029 | cti_ssc1: cti@6b41000 { |
| 3030 | compatible = "arm,primecell"; |
| 3031 | arm,primecell-periphid = <0x000bb966>; |
| 3032 | reg = <0x6b41000 0x1000>; |
| 3033 | reg-names = "cti-base"; |
| 3034 | |
| 3035 | coresight-name = "coresight-cti-ssc_cti1"; |
| 3036 | status = "disabled"; |
| 3037 | |
| 3038 | clocks = <&clock_aop QDSS_CLK>; |
| 3039 | clock-names = "apb_pclk"; |
| 3040 | }; |
| 3041 | |
| 3042 | cti_ssc4: cti@6b4e000 { |
| 3043 | compatible = "arm,primecell"; |
| 3044 | arm,primecell-periphid = <0x000bb966>; |
| 3045 | reg = <0x6b4e000 0x1000>; |
| 3046 | reg-names = "cti-base"; |
| 3047 | |
| 3048 | coresight-name = "coresight-cti-ssc_cti_noc"; |
| 3049 | status = "disabled"; |
| 3050 | |
| 3051 | clocks = <&clock_aop QDSS_CLK>; |
| 3052 | clock-names = "apb_pclk"; |
| 3053 | }; |
| 3054 | |
| 3055 | cti0_swao:cti@6b00000 { |
| 3056 | compatible = "arm,primecell"; |
| 3057 | arm,primecell-periphid = <0x000bb966>; |
| 3058 | reg = <0x6b00000 0x1000>; |
| 3059 | reg-names = "cti-base"; |
| 3060 | |
| 3061 | coresight-name = "coresight-cti-swao_cti0"; |
| 3062 | |
| 3063 | clocks = <&clock_aop QDSS_CLK>; |
| 3064 | clock-names = "apb_pclk"; |
| 3065 | }; |
| 3066 | |
| 3067 | cti1_swao:cti@6b01000 { |
| 3068 | compatible = "arm,primecell"; |
| 3069 | arm,primecell-periphid = <0x000bb966>; |
| 3070 | reg = <0x6b01000 0x1000>; |
| 3071 | reg-names = "cti-base"; |
| 3072 | |
| 3073 | coresight-name = "coresight-cti-swao_cti1"; |
| 3074 | |
| 3075 | clocks = <&clock_aop QDSS_CLK>; |
| 3076 | clock-names = "apb_pclk"; |
| 3077 | }; |
| 3078 | |
| 3079 | cti2_swao:cti@6b02000 { |
| 3080 | compatible = "arm,primecell"; |
| 3081 | arm,primecell-periphid = <0x000bb966>; |
| 3082 | reg = <0x6b02000 0x1000>; |
| 3083 | reg-names = "cti-base"; |
| 3084 | |
| 3085 | coresight-name = "coresight-cti-swao_cti2"; |
| 3086 | |
| 3087 | clocks = <&clock_aop QDSS_CLK>; |
| 3088 | clock-names = "apb_pclk"; |
| 3089 | }; |
| 3090 | |
| 3091 | cti3_swao:cti@6b03000 { |
| 3092 | compatible = "arm,primecell"; |
| 3093 | arm,primecell-periphid = <0x000bb966>; |
| 3094 | reg = <0x6b03000 0x1000>; |
| 3095 | reg-names = "cti-base"; |
| 3096 | |
| 3097 | coresight-name = "coresight-cti-swao_cti3"; |
| 3098 | |
| 3099 | clocks = <&clock_aop QDSS_CLK>; |
| 3100 | clock-names = "apb_pclk"; |
| 3101 | }; |
| 3102 | |
| 3103 | cti_turing:cti@6982000 { |
| 3104 | compatible = "arm,primecell"; |
| 3105 | arm,primecell-periphid = <0x000bb966>; |
| 3106 | reg = <0x6982000 0x1000>; |
| 3107 | reg-names = "cti-base"; |
| 3108 | |
| 3109 | coresight-name = "coresight-cti-turing_dl_cti"; |
| 3110 | |
| 3111 | clocks = <&clock_aop QDSS_CLK>; |
| 3112 | clock-names = "apb_pclk"; |
| 3113 | }; |
| 3114 | |
| 3115 | cti_turing_q6:cti@698b000 { |
| 3116 | compatible = "arm,primecell"; |
| 3117 | arm,primecell-periphid = <0x000bb966>; |
| 3118 | reg = <0x698b000 0x1000>; |
| 3119 | reg-names = "cti-base"; |
| 3120 | |
| 3121 | coresight-name = "coresight-cti-turing_q6_cti"; |
| 3122 | |
| 3123 | clocks = <&clock_aop QDSS_CLK>; |
| 3124 | clock-names = "apb_pclk"; |
| 3125 | }; |
| 3126 | |
| 3127 | cti_compute:cti@6c38000 { |
| 3128 | compatible = "arm,primecell"; |
| 3129 | arm,primecell-periphid = <0x000bb966>; |
| 3130 | reg = <0x6c38000 0x1000>; |
| 3131 | reg-names = "cti-base"; |
| 3132 | |
| 3133 | coresight-name = "coresight-cti-compute_dl_cti"; |
| 3134 | |
| 3135 | clocks = <&clock_aop QDSS_CLK>; |
| 3136 | clock-names = "apb_pclk"; |
| 3137 | }; |
| 3138 | |
| 3139 | ipcb_tgu: tgu@6b0b000 { |
| 3140 | compatible = "arm,primecell"; |
| 3141 | arm,primecell-periphid = <0x000bb999>; |
| 3142 | reg = <0x06b0b000 0x1000>; |
| 3143 | reg-names = "tgu-base"; |
| 3144 | tgu-steps = <3>; |
| 3145 | tgu-conditions = <4>; |
| 3146 | tgu-regs = <4>; |
| 3147 | tgu-timer-counters = <8>; |
| 3148 | |
| 3149 | coresight-name = "coresight-tgu-ipcb"; |
| 3150 | |
| 3151 | clocks = <&clock_aop QDSS_CLK>; |
| 3152 | clock-names = "apb_pclk"; |
| 3153 | }; |
| 3154 | |
| 3155 | etm_turing: turing_etm0 { |
| 3156 | compatible = "qcom,coresight-remote-etm"; |
| 3157 | |
| 3158 | coresight-name = "coresight-turing-etm0"; |
| 3159 | qcom,inst-id = <13>; |
| 3160 | |
| 3161 | port { |
| 3162 | turing_etm0_out_funnel_turing: endpoint { |
| 3163 | remote-endpoint = |
| 3164 | <&funnel_turing_in_turing_etm0>; |
| 3165 | }; |
| 3166 | }; |
| 3167 | }; |
| 3168 | |
| 3169 | audio_etm0 { |
| 3170 | compatible = "qcom,coresight-remote-etm"; |
| 3171 | |
| 3172 | coresight-name = "coresight-audio-etm0"; |
| 3173 | qcom,inst-id = <5>; |
| 3174 | |
| 3175 | port { |
| 3176 | audio_etm0_out_funnel_swao: endpoint { |
| 3177 | remote-endpoint = |
| 3178 | <&funnel_swao_in_audio_etm0>; |
| 3179 | }; |
| 3180 | }; |
| 3181 | }; |
| 3182 | |
| 3183 | ssc_etm0 { |
| 3184 | compatible = "qcom,coresight-remote-etm"; |
| 3185 | |
| 3186 | coresight-name = "coresight-ssc-etm0"; |
| 3187 | qcom,inst-id = <8>; |
| 3188 | |
| 3189 | port { |
| 3190 | ssc_etm0_out_funnel_swao: endpoint { |
| 3191 | remote-endpoint = |
| 3192 | <&funnel_swao_in_ssc_etm0>; |
| 3193 | }; |
| 3194 | }; |
| 3195 | }; |
| 3196 | |
| 3197 | npu_etm0 { |
| 3198 | compatible = "qcom,coresight-remote-etm"; |
| 3199 | |
| 3200 | coresight-name = "coresight-npu-etm0"; |
| 3201 | qcom,inst-id = <14>; |
| 3202 | |
| 3203 | port { |
| 3204 | npu_etm0_out_funnel_npu: endpoint { |
| 3205 | remote-endpoint = |
| 3206 | <&funnel_npu_in_npu_etm0>; |
| 3207 | }; |
| 3208 | }; |
| 3209 | }; |
| 3210 | |
| 3211 | funnel_apss_merg: funnel@7810000 { |
| 3212 | compatible = "arm,primecell"; |
| 3213 | arm,primecell-periphid = <0x000bb908>; |
| 3214 | |
| 3215 | reg = <0x7810000 0x1000>; |
| 3216 | reg-names = "funnel-base"; |
| 3217 | |
| 3218 | coresight-name = "coresight-funnel-apss-merg"; |
| 3219 | |
| 3220 | clocks = <&clock_aop QDSS_CLK>; |
| 3221 | clock-names = "apb_pclk"; |
| 3222 | |
| 3223 | ports { |
| 3224 | #address-cells = <1>; |
| 3225 | #size-cells = <0>; |
| 3226 | port@0 { |
| 3227 | reg = <0>; |
| 3228 | funnel_apss_merg_out_funnel_in1: endpoint { |
| 3229 | remote-endpoint = |
| 3230 | <&funnel_in1_in_funnel_apss_merg>; |
| 3231 | }; |
| 3232 | }; |
| 3233 | |
| 3234 | port@1 { |
| 3235 | reg = <0>; |
| 3236 | funnel_apss_merg_in_funnel_apss: endpoint { |
| 3237 | slave-mode; |
| 3238 | remote-endpoint = |
| 3239 | <&funnel_apss_out_funnel_apss_merg>; |
| 3240 | }; |
| 3241 | }; |
| 3242 | |
| 3243 | port@2 { |
| 3244 | reg = <3>; |
| 3245 | funnel_apss_merg_in_tpda_apss: endpoint { |
| 3246 | slave-mode; |
| 3247 | remote-endpoint = |
| 3248 | <&tpda_apss_out_funnel_apss_merg>; |
| 3249 | }; |
| 3250 | }; |
| 3251 | |
| 3252 | }; |
| 3253 | }; |
| 3254 | |
| 3255 | etm0: etm@7040000 { |
| 3256 | compatible = "arm,primecell"; |
| 3257 | arm,primecell-periphid = <0x000bb95d>; |
| 3258 | |
| 3259 | reg = <0x7040000 0x1000>; |
| 3260 | cpu = <&CPU0>; |
| 3261 | |
| 3262 | qcom,tupwr-disable; |
| 3263 | coresight-name = "coresight-etm0"; |
| 3264 | |
| 3265 | clocks = <&clock_aop QDSS_CLK>; |
| 3266 | clock-names = "apb_pclk"; |
| 3267 | |
| 3268 | port { |
| 3269 | etm0_out_funnel_apss: endpoint { |
| 3270 | remote-endpoint = <&funnel_apss_in_etm0>; |
| 3271 | }; |
| 3272 | }; |
| 3273 | }; |
| 3274 | |
| 3275 | etm1: etm@7140000 { |
| 3276 | compatible = "arm,primecell"; |
| 3277 | arm,primecell-periphid = <0x000bb95d>; |
| 3278 | |
| 3279 | reg = <0x7140000 0x1000>; |
| 3280 | cpu = <&CPU1>; |
| 3281 | |
| 3282 | qcom,tupwr-disable; |
| 3283 | coresight-name = "coresight-etm1"; |
| 3284 | |
| 3285 | clocks = <&clock_aop QDSS_CLK>; |
| 3286 | clock-names = "apb_pclk"; |
| 3287 | |
| 3288 | port { |
| 3289 | etm1_out_funnel_apss: endpoint { |
| 3290 | remote-endpoint = <&funnel_apss_in_etm1>; |
| 3291 | }; |
| 3292 | }; |
| 3293 | }; |
| 3294 | |
| 3295 | etm2: etm@7240000 { |
| 3296 | compatible = "arm,primecell"; |
| 3297 | arm,primecell-periphid = <0x000bb95d>; |
| 3298 | |
| 3299 | reg = <0x7240000 0x1000>; |
| 3300 | cpu = <&CPU2>; |
| 3301 | |
| 3302 | qcom,tupwr-disable; |
| 3303 | coresight-name = "coresight-etm2"; |
| 3304 | |
| 3305 | clocks = <&clock_aop QDSS_CLK>; |
| 3306 | clock-names = "apb_pclk"; |
| 3307 | |
| 3308 | port { |
| 3309 | etm2_out_funnel_apss: endpoint { |
| 3310 | remote-endpoint = <&funnel_apss_in_etm2>; |
| 3311 | }; |
| 3312 | }; |
| 3313 | }; |
| 3314 | |
| 3315 | etm3: etm@7340000 { |
| 3316 | compatible = "arm,primecell"; |
| 3317 | arm,primecell-periphid = <0x000bb95d>; |
| 3318 | |
| 3319 | reg = <0x7340000 0x1000>; |
| 3320 | cpu = <&CPU3>; |
| 3321 | |
| 3322 | qcom,tupwr-disable; |
| 3323 | coresight-name = "coresight-etm3"; |
| 3324 | |
| 3325 | clocks = <&clock_aop QDSS_CLK>; |
| 3326 | clock-names = "apb_pclk"; |
| 3327 | |
| 3328 | port { |
| 3329 | etm3_out_funnel_apss: endpoint { |
| 3330 | remote-endpoint = <&funnel_apss_in_etm3>; |
| 3331 | }; |
| 3332 | }; |
| 3333 | }; |
| 3334 | |
| 3335 | etm4: etm@7440000 { |
| 3336 | compatible = "arm,primecell"; |
| 3337 | arm,primecell-periphid = <0x000bb95d>; |
| 3338 | |
| 3339 | reg = <0x7440000 0x1000>; |
| 3340 | cpu = <&CPU4>; |
| 3341 | |
| 3342 | qcom,tupwr-disable; |
| 3343 | coresight-name = "coresight-etm4"; |
| 3344 | |
| 3345 | clocks = <&clock_aop QDSS_CLK>; |
| 3346 | clock-names = "apb_pclk"; |
| 3347 | |
| 3348 | port { |
| 3349 | etm4_out_funnel_apss: endpoint { |
| 3350 | remote-endpoint = <&funnel_apss_in_etm4>; |
| 3351 | }; |
| 3352 | }; |
| 3353 | }; |
| 3354 | |
| 3355 | etm5: etm@7540000 { |
| 3356 | compatible = "arm,primecell"; |
| 3357 | arm,primecell-periphid = <0x000bb95d>; |
| 3358 | |
| 3359 | reg = <0x7540000 0x1000>; |
| 3360 | cpu = <&CPU5>; |
| 3361 | |
| 3362 | qcom,tupwr-disable; |
| 3363 | coresight-name = "coresight-etm5"; |
| 3364 | |
| 3365 | clocks = <&clock_aop QDSS_CLK>; |
| 3366 | clock-names = "apb_pclk"; |
| 3367 | |
| 3368 | port { |
| 3369 | etm5_out_funnel_apss: endpoint { |
| 3370 | remote-endpoint = <&funnel_apss_in_etm5>; |
| 3371 | }; |
| 3372 | }; |
| 3373 | }; |
| 3374 | |
| 3375 | etm6: etm@7640000 { |
| 3376 | compatible = "arm,primecell"; |
| 3377 | arm,primecell-periphid = <0x000bb95d>; |
| 3378 | |
| 3379 | reg = <0x7640000 0x1000>; |
| 3380 | cpu = <&CPU6>; |
| 3381 | |
| 3382 | qcom,tupwr-disable; |
| 3383 | coresight-name = "coresight-etm6"; |
| 3384 | |
| 3385 | clocks = <&clock_aop QDSS_CLK>; |
| 3386 | clock-names = "apb_pclk"; |
| 3387 | |
| 3388 | port { |
| 3389 | etm6_out_funnel_apss: endpoint { |
| 3390 | remote-endpoint = <&funnel_apss_in_etm6>; |
| 3391 | }; |
| 3392 | }; |
| 3393 | }; |
| 3394 | |
| 3395 | etm7: etm@7740000 { |
| 3396 | compatible = "arm,primecell"; |
| 3397 | arm,primecell-periphid = <0x000bb95d>; |
| 3398 | |
| 3399 | reg = <0x7740000 0x1000>; |
| 3400 | cpu = <&CPU7>; |
| 3401 | |
| 3402 | qcom,tupwr-disable; |
| 3403 | coresight-name = "coresight-etm7"; |
| 3404 | |
| 3405 | clocks = <&clock_aop QDSS_CLK>; |
| 3406 | clock-names = "apb_pclk"; |
| 3407 | |
| 3408 | port { |
| 3409 | etm7_out_funnel_apss: endpoint { |
| 3410 | remote-endpoint = <&funnel_apss_in_etm7>; |
| 3411 | }; |
| 3412 | }; |
| 3413 | }; |
| 3414 | |
| 3415 | funnel_apss: funnel@7800000 { |
| 3416 | compatible = "arm,primecell"; |
| 3417 | arm,primecell-periphid = <0x000bb908>; |
| 3418 | |
| 3419 | reg = <0x7800000 0x1000>; |
| 3420 | reg-names = "funnel-base"; |
| 3421 | |
| 3422 | coresight-name = "coresight-funnel-apss"; |
| 3423 | |
| 3424 | clocks = <&clock_aop QDSS_CLK>; |
| 3425 | clock-names = "apb_pclk"; |
| 3426 | |
| 3427 | ports { |
| 3428 | #address-cells = <1>; |
| 3429 | #size-cells = <0>; |
| 3430 | port@0 { |
| 3431 | reg = <0>; |
| 3432 | funnel_apss_out_funnel_apss_merg: endpoint { |
| 3433 | remote-endpoint = |
| 3434 | <&funnel_apss_merg_in_funnel_apss>; |
| 3435 | }; |
| 3436 | }; |
| 3437 | |
| 3438 | port@1 { |
| 3439 | reg = <0>; |
| 3440 | funnel_apss_in_etm0: endpoint { |
| 3441 | slave-mode; |
| 3442 | remote-endpoint = |
| 3443 | <&etm0_out_funnel_apss>; |
| 3444 | }; |
| 3445 | }; |
| 3446 | |
| 3447 | port@2 { |
| 3448 | reg = <1>; |
| 3449 | funnel_apss_in_etm1: endpoint { |
| 3450 | slave-mode; |
| 3451 | remote-endpoint = |
| 3452 | <&etm1_out_funnel_apss>; |
| 3453 | }; |
| 3454 | }; |
| 3455 | |
| 3456 | port@3 { |
| 3457 | reg = <2>; |
| 3458 | funnel_apss_in_etm2: endpoint { |
| 3459 | slave-mode; |
| 3460 | remote-endpoint = |
| 3461 | <&etm2_out_funnel_apss>; |
| 3462 | }; |
| 3463 | }; |
| 3464 | |
| 3465 | port@4 { |
| 3466 | reg = <3>; |
| 3467 | funnel_apss_in_etm3: endpoint { |
| 3468 | slave-mode; |
| 3469 | remote-endpoint = |
| 3470 | <&etm3_out_funnel_apss>; |
| 3471 | }; |
| 3472 | }; |
| 3473 | |
| 3474 | port@5 { |
| 3475 | reg = <4>; |
| 3476 | funnel_apss_in_etm4: endpoint { |
| 3477 | slave-mode; |
| 3478 | remote-endpoint = |
| 3479 | <&etm4_out_funnel_apss>; |
| 3480 | }; |
| 3481 | }; |
| 3482 | |
| 3483 | port@6 { |
| 3484 | reg = <5>; |
| 3485 | funnel_apss_in_etm5: endpoint { |
| 3486 | slave-mode; |
| 3487 | remote-endpoint = |
| 3488 | <&etm5_out_funnel_apss>; |
| 3489 | }; |
| 3490 | }; |
| 3491 | |
| 3492 | port@7 { |
| 3493 | reg = <6>; |
| 3494 | funnel_apss_in_etm6: endpoint { |
| 3495 | slave-mode; |
| 3496 | remote-endpoint = |
| 3497 | <&etm6_out_funnel_apss>; |
| 3498 | }; |
| 3499 | }; |
| 3500 | |
| 3501 | port@8 { |
| 3502 | reg = <7>; |
| 3503 | funnel_apss_in_etm7: endpoint { |
| 3504 | slave-mode; |
| 3505 | remote-endpoint = |
| 3506 | <&etm7_out_funnel_apss>; |
| 3507 | }; |
| 3508 | }; |
| 3509 | }; |
| 3510 | }; |
| 3511 | |
| 3512 | hwevent { |
| 3513 | compatible = "qcom,coresight-hwevent"; |
| 3514 | |
| 3515 | coresight-name = "coresight-hwevent"; |
| 3516 | coresight-csr = <&csr>; |
| 3517 | clocks = <&clock_aop QDSS_CLK>; |
| 3518 | clock-names = "apb_pclk"; |
| 3519 | }; |
| 3520 | }; |