blob: 12729d2852df42e3c4706bb9b5246085b13549c8 [file] [log] [blame]
Alex Deucherd38ceaf2015-04-20 16:55:21 -04001/*
2 * Copyright 2014 Advanced Micro Devices, Inc.
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice shall be included in
12 * all copies or substantial portions of the Software.
13 *
14 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
17 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20 * OTHER DEALINGS IN THE SOFTWARE.
21 *
22 */
23
24#ifndef __AMDGPU_VCE_H__
25#define __AMDGPU_VCE_H__
26
Leo Liue9822622015-05-06 14:31:27 -040027int amdgpu_vce_sw_init(struct amdgpu_device *adev, unsigned long size);
Alex Deucherd38ceaf2015-04-20 16:55:21 -040028int amdgpu_vce_sw_fini(struct amdgpu_device *adev);
29int amdgpu_vce_suspend(struct amdgpu_device *adev);
30int amdgpu_vce_resume(struct amdgpu_device *adev);
31int amdgpu_vce_get_create_msg(struct amdgpu_ring *ring, uint32_t handle,
Chunming Zhoued40bfb2015-08-03 13:28:16 +080032 struct fence **fence);
Alex Deucherd38ceaf2015-04-20 16:55:21 -040033int amdgpu_vce_get_destroy_msg(struct amdgpu_ring *ring, uint32_t handle,
Christian König9f2ade32016-02-03 16:50:56 +010034 bool direct, struct fence **fence);
Alex Deucherd38ceaf2015-04-20 16:55:21 -040035void amdgpu_vce_free_handles(struct amdgpu_device *adev, struct drm_file *filp);
Alex Deucherd38ceaf2015-04-20 16:55:21 -040036int amdgpu_vce_ring_parse_cs(struct amdgpu_cs_parser *p, uint32_t ib_idx);
Christian Königd88bf582016-05-06 17:50:03 +020037void amdgpu_vce_ring_emit_ib(struct amdgpu_ring *ring, struct amdgpu_ib *ib,
38 unsigned vm_id, bool ctx_switch);
Alex Deucherd38ceaf2015-04-20 16:55:21 -040039void amdgpu_vce_ring_emit_fence(struct amdgpu_ring *ring, u64 addr, u64 seq,
Chunming Zhou890ee232015-06-01 14:35:03 +080040 unsigned flags);
Alex Deucherd38ceaf2015-04-20 16:55:21 -040041int amdgpu_vce_ring_test_ring(struct amdgpu_ring *ring);
Christian Königbbec97a2016-07-05 21:07:17 +020042int amdgpu_vce_ring_test_ib(struct amdgpu_ring *ring, long timeout);
Christian Königebff4852016-07-20 16:53:36 +020043void amdgpu_vce_ring_begin_use(struct amdgpu_ring *ring);
44void amdgpu_vce_ring_end_use(struct amdgpu_ring *ring);
Alex Deuchera6f8d7282016-09-16 11:01:26 -040045unsigned amdgpu_vce_ring_get_emit_ib_size(struct amdgpu_ring *ring);
46unsigned amdgpu_vce_ring_get_dma_frame_size(struct amdgpu_ring *ring);
Alex Deucherd38ceaf2015-04-20 16:55:21 -040047
48#endif