blob: a586742fabf2ec6bb3ba2db03d912966b6655934 [file] [log] [blame]
Eric Miao14c6b5e2009-03-20 12:50:22 +08001/*
2 * linux/arch/arm/mach-mmp/pxa910.c
3 *
4 * Code specific to PXA910
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License version 2 as
8 * published by the Free Software Foundation.
9 */
Eric Miao14c6b5e2009-03-20 12:50:22 +080010#include <linux/module.h>
11#include <linux/kernel.h>
12#include <linux/init.h>
13#include <linux/list.h>
14#include <linux/io.h>
Haojian Zhuang157d2642011-10-17 20:37:52 +080015#include <linux/platform_device.h>
Eric Miao14c6b5e2009-03-20 12:50:22 +080016
Haojian Zhuanga03d8b12012-08-04 23:57:38 +080017#include <asm/hardware/cache-tauros2.h>
Eric Miao14c6b5e2009-03-20 12:50:22 +080018#include <asm/mach/time.h>
19#include <mach/addr-map.h>
20#include <mach/regs-apbc.h>
Eric Miao14c6b5e2009-03-20 12:50:22 +080021#include <mach/cputype.h>
22#include <mach/irqs.h>
Eric Miao14c6b5e2009-03-20 12:50:22 +080023#include <mach/dma.h>
24#include <mach/mfp.h>
25#include <mach/devices.h>
Haojian Zhuangc052d132013-04-21 13:21:48 +080026#include <mach/pxa910.h>
Eric Miao14c6b5e2009-03-20 12:50:22 +080027
28#include "common.h"
Eric Miao14c6b5e2009-03-20 12:50:22 +080029
30#define MFPR_VIRT_BASE (APB_VIRT_BASE + 0x1e000)
31
32static struct mfp_addr_map pxa910_mfp_addr_map[] __initdata =
33{
34 MFP_ADDR_X(GPIO0, GPIO54, 0xdc),
35 MFP_ADDR_X(GPIO67, GPIO98, 0x1b8),
36 MFP_ADDR_X(GPIO100, GPIO109, 0x238),
37
38 MFP_ADDR(GPIO123, 0xcc),
39 MFP_ADDR(GPIO124, 0xd0),
40
41 MFP_ADDR(DF_IO0, 0x40),
42 MFP_ADDR(DF_IO1, 0x3c),
43 MFP_ADDR(DF_IO2, 0x38),
44 MFP_ADDR(DF_IO3, 0x34),
45 MFP_ADDR(DF_IO4, 0x30),
46 MFP_ADDR(DF_IO5, 0x2c),
47 MFP_ADDR(DF_IO6, 0x28),
48 MFP_ADDR(DF_IO7, 0x24),
49 MFP_ADDR(DF_IO8, 0x20),
50 MFP_ADDR(DF_IO9, 0x1c),
51 MFP_ADDR(DF_IO10, 0x18),
52 MFP_ADDR(DF_IO11, 0x14),
53 MFP_ADDR(DF_IO12, 0x10),
54 MFP_ADDR(DF_IO13, 0xc),
55 MFP_ADDR(DF_IO14, 0x8),
56 MFP_ADDR(DF_IO15, 0x4),
57
58 MFP_ADDR(DF_nCS0_SM_nCS2, 0x44),
59 MFP_ADDR(DF_nCS1_SM_nCS3, 0x48),
60 MFP_ADDR(SM_nCS0, 0x4c),
61 MFP_ADDR(SM_nCS1, 0x50),
62 MFP_ADDR(DF_WEn, 0x54),
63 MFP_ADDR(DF_REn, 0x58),
64 MFP_ADDR(DF_CLE_SM_OEn, 0x5c),
65 MFP_ADDR(DF_ALE_SM_WEn, 0x60),
66 MFP_ADDR(SM_SCLK, 0x64),
67 MFP_ADDR(DF_RDY0, 0x68),
68 MFP_ADDR(SM_BE0, 0x6c),
69 MFP_ADDR(SM_BE1, 0x70),
70 MFP_ADDR(SM_ADV, 0x74),
71 MFP_ADDR(DF_RDY1, 0x78),
72 MFP_ADDR(SM_ADVMUX, 0x7c),
73 MFP_ADDR(SM_RDY, 0x80),
74
75 MFP_ADDR_X(MMC1_DAT7, MMC1_WP, 0x84),
76
77 MFP_ADDR_END,
78};
79
Eric Miao14c6b5e2009-03-20 12:50:22 +080080void __init pxa910_init_irq(void)
81{
82 icu_init_irq();
Eric Miao14c6b5e2009-03-20 12:50:22 +080083}
84
Eric Miao14c6b5e2009-03-20 12:50:22 +080085static int __init pxa910_init(void)
86{
87 if (cpu_is_pxa910()) {
Haojian Zhuanga03d8b12012-08-04 23:57:38 +080088#ifdef CONFIG_CACHE_TAUROS2
89 tauros2_init(0);
90#endif
Eric Miao14c6b5e2009-03-20 12:50:22 +080091 mfp_init_base(MFPR_VIRT_BASE);
92 mfp_init_addr(pxa910_mfp_addr_map);
93 pxa_init_dma(IRQ_PXA910_DMA_INT0, 32);
Chao Xie9e73d692012-08-27 10:54:01 +080094 pxa910_clk_init();
Eric Miao14c6b5e2009-03-20 12:50:22 +080095 }
96
97 return 0;
98}
99postcore_initcall(pxa910_init);
100
101/* system timer - clock enabled, 3.25MHz */
102#define TIMER_CLK_RST (APBC_APBCLK | APBC_FNCLK | APBC_FNCLKSEL(3))
Chao Xie9e73d692012-08-27 10:54:01 +0800103#define APBC_TIMERS APBC_REG(0x34)
Eric Miao14c6b5e2009-03-20 12:50:22 +0800104
Stephen Warren6bb27d72012-11-08 12:40:59 -0700105void __init pxa910_timer_init(void)
Eric Miao14c6b5e2009-03-20 12:50:22 +0800106{
107 /* reset and configure */
Chao Xie9e73d692012-08-27 10:54:01 +0800108 __raw_writel(APBC_APBCLK | APBC_RST, APBC_TIMERS);
109 __raw_writel(TIMER_CLK_RST, APBC_TIMERS);
Eric Miao14c6b5e2009-03-20 12:50:22 +0800110
111 timer_init(IRQ_PXA910_AP1_TIMER1);
112}
113
Eric Miao14c6b5e2009-03-20 12:50:22 +0800114/* on-chip devices */
115
116/* NOTE: there are totally 3 UARTs on PXA910:
117 *
118 * UART1 - Slow UART (can be used both by AP and CP)
119 * UART2/3 - Fast UART
120 *
121 * To be backward compatible with the legacy FFUART/BTUART/STUART sequence,
122 * they are re-ordered as:
123 *
124 * pxa910_device_uart1 - UART2 as FFUART
125 * pxa910_device_uart2 - UART3 as BTUART
126 *
127 * UART1 is not used by AP for the moment.
128 */
129PXA910_DEVICE(uart1, "pxa2xx-uart", 0, UART2, 0xd4017000, 0x30, 21, 22);
130PXA910_DEVICE(uart2, "pxa2xx-uart", 1, UART3, 0xd4018000, 0x30, 23, 24);
Eric Miao1a779202009-04-13 15:34:54 +0800131PXA910_DEVICE(twsi0, "pxa2xx-i2c", 0, TWSI0, 0xd4011000, 0x28);
132PXA910_DEVICE(twsi1, "pxa2xx-i2c", 1, TWSI1, 0xd4025000, 0x28);
Eric Miaoa27ba762009-04-13 18:29:52 +0800133PXA910_DEVICE(pwm1, "pxa910-pwm", 0, NONE, 0xd401a000, 0x10);
134PXA910_DEVICE(pwm2, "pxa910-pwm", 1, NONE, 0xd401a400, 0x10);
135PXA910_DEVICE(pwm3, "pxa910-pwm", 2, NONE, 0xd401a800, 0x10);
136PXA910_DEVICE(pwm4, "pxa910-pwm", 3, NONE, 0xd401ac00, 0x10);
Haojian Zhuanga0f266c2009-10-13 15:24:55 +0800137PXA910_DEVICE(nand, "pxa3xx-nand", -1, NAND, 0xd4283000, 0x80, 97, 99);
Zhou Zhu333893c2013-02-21 16:42:20 -0800138PXA910_DEVICE(disp, "mmp-disp", 0, LCD, 0xd420b000, 0x1ec);
139PXA910_DEVICE(fb, "mmp-fb", -1, NONE, 0, 0);
140PXA910_DEVICE(panel, "tpo-hvga", -1, NONE, 0, 0);
Haojian Zhuang157d2642011-10-17 20:37:52 +0800141
142struct resource pxa910_resource_gpio[] = {
143 {
144 .start = 0xd4019000,
145 .end = 0xd4019fff,
146 .flags = IORESOURCE_MEM,
147 }, {
148 .start = IRQ_PXA910_AP_GPIO,
149 .end = IRQ_PXA910_AP_GPIO,
Haojian Zhuang93413c32012-02-27 10:37:02 +0800150 .name = "gpio_mux",
Haojian Zhuang157d2642011-10-17 20:37:52 +0800151 .flags = IORESOURCE_IRQ,
152 },
153};
154
155struct platform_device pxa910_device_gpio = {
Haojian Zhuang2cab0292013-04-07 16:44:33 +0800156 .name = "mmp-gpio",
Haojian Zhuang157d2642011-10-17 20:37:52 +0800157 .id = -1,
158 .num_resources = ARRAY_SIZE(pxa910_resource_gpio),
159 .resource = pxa910_resource_gpio,
160};
Haojian Zhuang4128e272012-02-23 23:37:33 +0800161
162static struct resource pxa910_resource_rtc[] = {
163 {
164 .start = 0xd4010000,
165 .end = 0xd401003f,
166 .flags = IORESOURCE_MEM,
167 }, {
168 .start = IRQ_PXA910_RTC_INT,
169 .end = IRQ_PXA910_RTC_INT,
170 .name = "rtc 1Hz",
171 .flags = IORESOURCE_IRQ,
172 }, {
173 .start = IRQ_PXA910_RTC_ALARM,
174 .end = IRQ_PXA910_RTC_ALARM,
175 .name = "rtc alarm",
176 .flags = IORESOURCE_IRQ,
177 },
178};
179
180struct platform_device pxa910_device_rtc = {
181 .name = "sa1100-rtc",
182 .id = -1,
183 .num_resources = ARRAY_SIZE(pxa910_resource_rtc),
184 .resource = pxa910_resource_rtc,
185};