blob: c7e9ccf2bc8724304f44c574bc901b3e9b3999af [file] [log] [blame]
Nicolas Ferre22b5a0f2015-06-18 14:55:03 +02001/*
2 * at91-sama5d2_xplained.dts - Device Tree file for SAMA5D2 Xplained board
3 *
4 * Copyright (C) 2015 Atmel,
5 * 2015 Nicolas Ferre <nicolas.ferre@atmel.com>
6 *
7 * This file is dual-licensed: you can use it either under the terms
8 * of the GPL or the X11 license, at your option. Note that this dual
9 * licensing only applies to this file, and not this project as a
10 * whole.
11 *
12 * a) This file is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of the
15 * License, or (at your option) any later version.
16 *
17 * This file is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * Or, alternatively,
23 *
24 * b) Permission is hereby granted, free of charge, to any person
25 * obtaining a copy of this software and associated documentation
26 * files (the "Software"), to deal in the Software without
27 * restriction, including without limitation the rights to use,
28 * copy, modify, merge, publish, distribute, sublicense, and/or
29 * sell copies of the Software, and to permit persons to whom the
30 * Software is furnished to do so, subject to the following
31 * conditions:
32 *
33 * The above copyright notice and this permission notice shall be
34 * included in all copies or substantial portions of the Software.
35 *
36 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
37 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
38 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
39 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
40 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
41 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
42 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
43 * OTHER DEALINGS IN THE SOFTWARE.
44 */
45/dts-v1/;
46#include "sama5d2.dtsi"
Ludovic Desrochesa9b672a2015-09-16 17:37:03 +020047#include "sama5d2-pinfunc.h"
Ludovic Desroches13e2a6f2015-10-16 15:04:45 +020048#include <dt-bindings/mfd/atmel-flexcom.h>
Cyrille Pitchenff964962015-06-23 17:51:45 +020049#include <dt-bindings/gpio/gpio.h>
Nicolas Ferre22b5a0f2015-06-18 14:55:03 +020050
51/ {
52 model = "Atmel SAMA5D2 Xplained";
53 compatible = "atmel,sama5d2-xplained", "atmel,sama5d2", "atmel,sama5";
54
55 chosen {
56 stdout-path = "serial0:115200n8";
57 };
58
Nicolas Ferre22b5a0f2015-06-18 14:55:03 +020059 clocks {
Nicolas Ferre22b5a0f2015-06-18 14:55:03 +020060 slow_xtal {
61 clock-frequency = <32768>;
62 };
63
64 main_xtal {
65 clock-frequency = <12000000>;
66 };
67 };
68
69 ahb {
70 usb0: gadget@00300000 {
Ludovic Desroches8f3a8a62017-07-10 08:12:05 +020071 atmel,vbus-gpio = <&pioA PIN_PA31 GPIO_ACTIVE_HIGH>;
Cyrille Pitchenff964962015-06-23 17:51:45 +020072 pinctrl-names = "default";
73 pinctrl-0 = <&pinctrl_usba_vbus>;
Nicolas Ferre22b5a0f2015-06-18 14:55:03 +020074 status = "okay";
75 };
76
77 usb1: ohci@00400000 {
78 num-ports = <3>;
Ludovic Desroches8f3a8a62017-07-10 08:12:05 +020079 atmel,vbus-gpio = <0 /* &pioA PIN_PB9 GPIO_ACTIVE_HIGH */
80 &pioA PIN_PB10 GPIO_ACTIVE_HIGH
Cyrille Pitchenff964962015-06-23 17:51:45 +020081 0
82 >;
83 pinctrl-names = "default";
84 pinctrl-0 = <&pinctrl_usb_default>;
Nicolas Ferre22b5a0f2015-06-18 14:55:03 +020085 status = "okay";
86 };
87
88 usb2: ehci@00500000 {
89 status = "okay";
90 };
91
Ludovic Desroches13e2a6f2015-10-16 15:04:45 +020092 sdmmc0: sdio-host@a0000000 {
93 bus-width = <8>;
94 pinctrl-names = "default";
95 pinctrl-0 = <&pinctrl_sdmmc0_default>;
96 non-removable;
97 mmc-ddr-1_8v;
98 status = "okay";
99 };
100
101 sdmmc1: sdio-host@b0000000 {
102 bus-width = <4>;
103 pinctrl-names = "default";
104 pinctrl-0 = <&pinctrl_sdmmc1_default>;
105 status = "okay"; /* conflict with qspi0 */
106 };
107
Nicolas Ferre22b5a0f2015-06-18 14:55:03 +0200108 apb {
109 spi0: spi@f8000000 {
Ludovic Desrochesa9b672a2015-09-16 17:37:03 +0200110 pinctrl-names = "default";
111 pinctrl-0 = <&pinctrl_spi0_default>;
Nicolas Ferre22b5a0f2015-06-18 14:55:03 +0200112 status = "okay";
113
114 m25p80@0 {
115 compatible = "atmel,at25df321a";
116 reg = <0>;
117 spi-max-frequency = <50000000>;
118 };
119 };
120
121 macb0: ethernet@f8008000 {
Ludovic Desrochesa9b672a2015-09-16 17:37:03 +0200122 pinctrl-names = "default";
Nicolas Ferre6c482fd2016-01-12 15:55:12 +0100123 pinctrl-0 = <&pinctrl_macb0_default &pinctrl_macb0_phy_irq>;
Nicolas Ferre22b5a0f2015-06-18 14:55:03 +0200124 phy-mode = "rmii";
125 status = "okay";
Nicolas Ferre6c482fd2016-01-12 15:55:12 +0100126
127 ethernet-phy@1 {
128 reg = <0x1>;
129 interrupt-parent = <&pioA>;
Ludovic Desroches8f3a8a62017-07-10 08:12:05 +0200130 interrupts = <PIN_PC9 IRQ_TYPE_LEVEL_LOW>;
Nicolas Ferre6c482fd2016-01-12 15:55:12 +0100131 };
Nicolas Ferre22b5a0f2015-06-18 14:55:03 +0200132 };
133
Songjun Wuca6349a2015-12-22 17:26:05 +0800134 pdmic@f8018000 {
135 pinctrl-names = "default";
136 pinctrl-0 = <&pinctrl_pdmic_default>;
137 atmel,model = "PDMIC @ sama5d2_xplained";
138 atmel,mic-min-freq = <1000000>;
139 atmel,mic-max-freq = <3246000>;
140 atmel,mic-offset = <0x0>;
141 status = "okay";
142 };
143
Nicolas Ferre22b5a0f2015-06-18 14:55:03 +0200144 uart1: serial@f8020000 {
Ludovic Desrochesa9b672a2015-09-16 17:37:03 +0200145 pinctrl-names = "default";
146 pinctrl-0 = <&pinctrl_uart1_default>;
Alexandre Belloni78162d42017-01-19 23:05:39 +0100147 atmel,use-dma-rx;
148 atmel,use-dma-tx;
Nicolas Ferre22b5a0f2015-06-18 14:55:03 +0200149 status = "okay";
150 };
151
152 i2c0: i2c@f8028000 {
153 dmas = <0>, <0>;
Ludovic Desrochesa9b672a2015-09-16 17:37:03 +0200154 pinctrl-names = "default";
155 pinctrl-0 = <&pinctrl_i2c0_default>;
Ludovic Desroches0a804b52015-12-03 10:53:54 +0100156 i2c-sda-hold-time-ns = <350>;
Nicolas Ferre22b5a0f2015-06-18 14:55:03 +0200157 status = "okay";
Wenyou Yang143877e2015-10-14 10:59:56 +0800158
Wenyou Yangb8bca7e2016-06-24 15:32:05 +0800159 pmic@5b {
160 compatible = "active-semi,act8945a";
Wenyou Yang143877e2015-10-14 10:59:56 +0800161 reg = <0x5b>;
162 active-semi,vsel-high;
Ludovic Desroches8f3a8a62017-07-10 08:12:05 +0200163 active-semi,chglev-gpios = <&pioA PIN_PA12 GPIO_ACTIVE_HIGH>;
164 active-semi,lbo-gpios = <&pioA PIN_PC8 GPIO_ACTIVE_LOW>;
165 active-semi,irq_gpios = <&pioA PIN_PB13 GPIO_ACTIVE_LOW>;
Wenyou Yangb8bca7e2016-06-24 15:32:05 +0800166 active-semi,input-voltage-threshold-microvolt = <6600>;
167 active-semi,precondition-timeout = <40>;
168 active-semi,total-timeout = <3>;
169 pinctrl-names = "default";
170 pinctrl-0 = <&pinctrl_charger_chglev &pinctrl_charger_lbo &pinctrl_charger_irq>;
Wenyou Yang143877e2015-10-14 10:59:56 +0800171 status = "okay";
172
173 regulators {
Wenyou Yangb8bca7e2016-06-24 15:32:05 +0800174 vdd_1v35_reg: REG_DCDC1 {
Wenyou Yang143877e2015-10-14 10:59:56 +0800175 regulator-name = "VDD_1V35";
176 regulator-min-microvolt = <1350000>;
177 regulator-max-microvolt = <1350000>;
178 regulator-always-on;
179 };
180
Wenyou Yangb8bca7e2016-06-24 15:32:05 +0800181 vdd_1v2_reg: REG_DCDC2 {
Wenyou Yang143877e2015-10-14 10:59:56 +0800182 regulator-name = "VDD_1V2";
183 regulator-min-microvolt = <1100000>;
184 regulator-max-microvolt = <1300000>;
185 regulator-always-on;
186 };
187
Wenyou Yangb8bca7e2016-06-24 15:32:05 +0800188 vdd_3v3_reg: REG_DCDC3 {
Wenyou Yang143877e2015-10-14 10:59:56 +0800189 regulator-name = "VDD_3V3";
190 regulator-min-microvolt = <3300000>;
191 regulator-max-microvolt = <3300000>;
192 regulator-always-on;
193 };
194
Wenyou Yangb8bca7e2016-06-24 15:32:05 +0800195 vdd_fuse_reg: REG_LDO1 {
Wenyou Yang143877e2015-10-14 10:59:56 +0800196 regulator-name = "VDD_FUSE";
197 regulator-min-microvolt = <2500000>;
198 regulator-max-microvolt = <2500000>;
199 regulator-always-on;
200 };
201
Wenyou Yangb8bca7e2016-06-24 15:32:05 +0800202 vdd_3v3_lp_reg: REG_LDO2 {
Wenyou Yang143877e2015-10-14 10:59:56 +0800203 regulator-name = "VDD_3V3_LP";
204 regulator-min-microvolt = <3300000>;
205 regulator-max-microvolt = <3300000>;
206 regulator-always-on;
207 };
208
Wenyou Yangb8bca7e2016-06-24 15:32:05 +0800209 vdd_led_reg: REG_LDO3 {
Wenyou Yang143877e2015-10-14 10:59:56 +0800210 regulator-name = "VDD_LED";
211 regulator-min-microvolt = <3300000>;
212 regulator-max-microvolt = <3300000>;
213 regulator-always-on;
214 };
215
Wenyou Yangb8bca7e2016-06-24 15:32:05 +0800216 vdd_sdhc_1v8_reg: REG_LDO4 {
Wenyou Yang143877e2015-10-14 10:59:56 +0800217 regulator-name = "VDD_SDHC_1V8";
218 regulator-min-microvolt = <1800000>;
219 regulator-max-microvolt = <1800000>;
Nicolas Ferre863c1ca2015-11-17 16:25:45 +0100220 regulator-always-on;
Wenyou Yang143877e2015-10-14 10:59:56 +0800221 };
222 };
223 };
Nicolas Ferre22b5a0f2015-06-18 14:55:03 +0200224 };
225
Claudiu Bezneaeb0b59d2017-05-31 12:23:12 +0300226 pwm0: pwm@f802c000 {
227 status = "okay";
228 };
229
Ludovic Desroches13e2a6f2015-10-16 15:04:45 +0200230 flx0: flexcom@f8034000 {
231 atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_USART>;
232 status = "disabled"; /* conflict with ISC_D2 & ISC_D3 data pins */
233
234 uart5: serial@200 {
235 compatible = "atmel,at91sam9260-usart";
236 reg = <0x200 0x200>;
237 interrupts = <19 IRQ_TYPE_LEVEL_HIGH 7>;
238 clocks = <&flx0_clk>;
239 clock-names = "usart";
240 pinctrl-names = "default";
241 pinctrl-0 = <&pinctrl_flx0_default>;
242 atmel,fifo-size = <32>;
243 status = "okay";
244 };
245 };
246
Nicolas Ferree4b9a212016-04-26 14:19:25 +0200247 shdwc@f8048010 {
248 atmel,shdwc-debouncer = <976>;
Alexandre Belloni367daf82017-02-02 19:53:17 +0100249 atmel,wakeup-rtc-timer;
Nicolas Ferree4b9a212016-04-26 14:19:25 +0200250
251 input@0 {
252 reg = <0>;
253 atmel,wakeup-type = "low";
254 };
255 };
256
Wenyou Yang92bd7aa2015-11-05 15:39:30 +0800257 watchdog@f8048040 {
258 status = "okay";
259 };
260
Wenyou Yangbc6d5d72017-04-24 09:12:17 +0800261 can0: can@f8054000 {
262 pinctrl-names = "default";
263 pinctrl-0 = <&pinctrl_can0_default>;
264 status = "okay";
265 };
266
Nicolas Ferre22b5a0f2015-06-18 14:55:03 +0200267 uart3: serial@fc008000 {
Nicolas Ferre89a236d2016-12-01 11:49:49 +0100268 atmel,use-dma-rx;
269 atmel,use-dma-tx;
Ludovic Desrochesa9b672a2015-09-16 17:37:03 +0200270 pinctrl-names = "default";
271 pinctrl-0 = <&pinctrl_uart3_default>;
Nicolas Ferre22b5a0f2015-06-18 14:55:03 +0200272 status = "okay";
273 };
274
Ludovic Desroches13e2a6f2015-10-16 15:04:45 +0200275 flx4: flexcom@fc018000 {
276 atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_TWI>;
277 status = "okay";
278
279 i2c2: i2c@600 {
280 compatible = "atmel,sama5d2-i2c";
281 reg = <0x600 0x200>;
282 interrupts = <23 IRQ_TYPE_LEVEL_HIGH 7>;
283 dmas = <0>, <0>;
284 dma-names = "tx", "rx";
285 #address-cells = <1>;
286 #size-cells = <0>;
287 clocks = <&flx4_clk>;
288 pinctrl-names = "default";
289 pinctrl-0 = <&pinctrl_flx4_default>;
290 atmel,fifo-size = <16>;
291 status = "okay";
292 };
293 };
294
Nicolas Ferre22b5a0f2015-06-18 14:55:03 +0200295 i2c1: i2c@fc028000 {
296 dmas = <0>, <0>;
Ludovic Desrochesa9b672a2015-09-16 17:37:03 +0200297 pinctrl-names = "default";
298 pinctrl-0 = <&pinctrl_i2c1_default>;
Nicolas Ferre22b5a0f2015-06-18 14:55:03 +0200299 status = "okay";
300
301 at24@54 {
302 compatible = "atmel,24c02";
303 reg = <0x54>;
304 pagesize = <16>;
305 };
306 };
Ludovic Desrochesa9b672a2015-09-16 17:37:03 +0200307
Ludovic Desroches5e72c252016-01-14 16:38:16 +0100308 adc: adc@fc030000 {
309 vddana-supply = <&vdd_3v3_lp_reg>;
310 vref-supply = <&vdd_3v3_lp_reg>;
311 pinctrl-names = "default";
312 pinctrl-0 = <&pinctrl_adc_default>;
313 status = "okay";
314 };
315
Ludovic Desrochesa9b672a2015-09-16 17:37:03 +0200316 pinctrl@fc038000 {
Ludovic Desroches5e72c252016-01-14 16:38:16 +0100317 /*
318 * There is no real pinmux for ADC, if the pin
319 * is not requested by another peripheral then
320 * the muxing is done when channel is enabled.
321 * Requesting pins for ADC is GPIO is
322 * encouraged to prevent conflicts and to
323 * disable bias in order to be in the same
324 * state when the pin is not muxed to the adc.
325 */
326 pinctrl_adc_default: adc_default {
327 pinmux = <PIN_PD23__GPIO>;
328 bias-disable;
329 };
330
Wenyou Yangbc6d5d72017-04-24 09:12:17 +0800331 pinctrl_can0_default: can0_default {
332 pinmux = <PIN_PC10__CANTX0>,
333 <PIN_PC11__CANRX0>;
334 bias-disable;
335 };
336
337 pinctrl_can1_default: can1_default {
338 pinmux = <PIN_PC26__CANTX1>,
339 <PIN_PC27__CANRX1>;
340 bias-disable;
341 };
342
Wenyou Yangb8bca7e2016-06-24 15:32:05 +0800343 pinctrl_charger_chglev: charger_chglev {
344 pinmux = <PIN_PA12__GPIO>;
345 bias-disable;
346 };
347
348 pinctrl_charger_irq: charger_irq {
349 pinmux = <PIN_PB13__GPIO>;
350 bias-disable;
351 };
352
353 pinctrl_charger_lbo: charger_lbo {
354 pinmux = <PIN_PC8__GPIO>;
355 bias-pull-up;
356 };
357
Cyrille Pitchenb133ca72017-07-25 09:37:10 +0200358 pinctrl_classd_default: classd_default {
359 pinmux = <PIN_PB1__CLASSD_R0>,
360 <PIN_PB2__CLASSD_R1>,
361 <PIN_PB3__CLASSD_R2>,
362 <PIN_PB4__CLASSD_R3>;
363 bias-pull-up;
364 };
365
Ludovic Desroches13e2a6f2015-10-16 15:04:45 +0200366 pinctrl_flx0_default: flx0_default {
367 pinmux = <PIN_PB28__FLEXCOM0_IO0>,
368 <PIN_PB29__FLEXCOM0_IO1>;
369 bias-disable;
370 };
371
372 pinctrl_flx4_default: flx4_default {
373 pinmux = <PIN_PD12__FLEXCOM4_IO0>,
374 <PIN_PD13__FLEXCOM4_IO1>;
375 bias-disable;
376 };
377
Ludovic Desrochesa9b672a2015-09-16 17:37:03 +0200378 pinctrl_i2c0_default: i2c0_default {
379 pinmux = <PIN_PD21__TWD0>,
380 <PIN_PD22__TWCK0>;
381 bias-disable;
382 };
383
384 pinctrl_i2c1_default: i2c1_default {
385 pinmux = <PIN_PD4__TWD1>,
386 <PIN_PD5__TWCK1>;
387 bias-disable;
388 };
389
Ludovic Desrochesc7e48d42015-06-22 10:01:20 +0200390 pinctrl_key_gpio_default: key_gpio_default {
391 pinmux = <PIN_PB9__GPIO>;
392 bias-pull-up;
393 };
394
Wenyou Yanged0f4b32015-06-25 18:13:49 +0800395 pinctrl_led_gpio_default: led_gpio_default {
396 pinmux = <PIN_PB0__GPIO>,
397 <PIN_PB5__GPIO>,
398 <PIN_PB6__GPIO>;
399 bias-pull-up;
400 };
401
Ludovic Desrochesa9b672a2015-09-16 17:37:03 +0200402 pinctrl_macb0_default: macb0_default {
403 pinmux = <PIN_PB14__GTXCK>,
404 <PIN_PB15__GTXEN>,
405 <PIN_PB16__GRXDV>,
406 <PIN_PB17__GRXER>,
407 <PIN_PB18__GRX0>,
408 <PIN_PB19__GRX1>,
409 <PIN_PB20__GTX0>,
410 <PIN_PB21__GTX1>,
411 <PIN_PB22__GMDC>,
412 <PIN_PB23__GMDIO>;
413 bias-disable;
414 };
415
Nicolas Ferre6c482fd2016-01-12 15:55:12 +0100416 pinctrl_macb0_phy_irq: macb0_phy_irq {
417 pinmux = <PIN_PC9__GPIO>;
Romain Izard34ff2dc2016-02-18 11:21:06 +0100418 bias-disable;
Nicolas Ferre6c482fd2016-01-12 15:55:12 +0100419 };
420
Songjun Wuca6349a2015-12-22 17:26:05 +0800421 pinctrl_pdmic_default: pdmic_default {
422 pinmux = <PIN_PB26__PDMIC_DAT>,
423 <PIN_PB27__PDMIC_CLK>;
424 bias-disable;
425 };
426
Ludovic Desroches13e2a6f2015-10-16 15:04:45 +0200427 pinctrl_sdmmc0_default: sdmmc0_default {
428 cmd_data {
429 pinmux = <PIN_PA1__SDMMC0_CMD>,
430 <PIN_PA2__SDMMC0_DAT0>,
431 <PIN_PA3__SDMMC0_DAT1>,
432 <PIN_PA4__SDMMC0_DAT2>,
433 <PIN_PA5__SDMMC0_DAT3>,
434 <PIN_PA6__SDMMC0_DAT4>,
435 <PIN_PA7__SDMMC0_DAT5>,
436 <PIN_PA8__SDMMC0_DAT6>,
437 <PIN_PA9__SDMMC0_DAT7>;
438 bias-pull-up;
439 };
440
441 ck_cd_rstn_vddsel {
442 pinmux = <PIN_PA0__SDMMC0_CK>,
443 <PIN_PA10__SDMMC0_RSTN>,
444 <PIN_PA11__SDMMC0_VDDSEL>,
445 <PIN_PA13__SDMMC0_CD>;
446 bias-disable;
447 };
448 };
449
450 pinctrl_sdmmc1_default: sdmmc1_default {
451 cmd_data {
452 pinmux = <PIN_PA28__SDMMC1_CMD>,
453 <PIN_PA18__SDMMC1_DAT0>,
454 <PIN_PA19__SDMMC1_DAT1>,
455 <PIN_PA20__SDMMC1_DAT2>,
456 <PIN_PA21__SDMMC1_DAT3>;
457 bias-pull-up;
458 };
459
460 conf-ck_cd {
461 pinmux = <PIN_PA22__SDMMC1_CK>,
462 <PIN_PA30__SDMMC1_CD>;
463 bias-disable;
464 };
465 };
466
Ludovic Desrochesa9b672a2015-09-16 17:37:03 +0200467 pinctrl_spi0_default: spi0_default {
468 pinmux = <PIN_PA14__SPI0_SPCK>,
469 <PIN_PA15__SPI0_MOSI>,
470 <PIN_PA16__SPI0_MISO>,
471 <PIN_PA17__SPI0_NPCS0>;
472 bias-disable;
473 };
474
475 pinctrl_uart1_default: uart1_default {
476 pinmux = <PIN_PD2__URXD1>,
477 <PIN_PD3__UTXD1>;
478 bias-disable;
479 };
480
481 pinctrl_uart3_default: uart3_default {
482 pinmux = <PIN_PB11__URXD3>,
483 <PIN_PB12__UTXD3>;
484 bias-disable;
485 };
Cyrille Pitchenff964962015-06-23 17:51:45 +0200486
487 pinctrl_usb_default: usb_default {
488 pinmux = <PIN_PB10__GPIO>;
489 bias-disable;
490 };
491
492 pinctrl_usba_vbus: usba_vbus {
493 pinmux = <PIN_PA31__GPIO>;
494 bias-disable;
495 };
496
Ludovic Desrochesa9b672a2015-09-16 17:37:03 +0200497 };
Wenyou Yangbc6d5d72017-04-24 09:12:17 +0800498
Cyrille Pitchenb133ca72017-07-25 09:37:10 +0200499 classd: classd@fc048000 {
500 pinctrl-names = "default";
501 pinctrl-0 = <&pinctrl_classd_default>;
502 atmel,pwm-type = "diff";
503 atmel,non-overlap-time = <10>;
504 status = "okay";
505 };
506
Wenyou Yangbc6d5d72017-04-24 09:12:17 +0800507 can1: can@fc050000 {
508 pinctrl-names = "default";
509 pinctrl-0 = <&pinctrl_can1_default>;
510 status = "okay";
511 };
Nicolas Ferre22b5a0f2015-06-18 14:55:03 +0200512 };
513 };
Ludovic Desrochesc7e48d42015-06-22 10:01:20 +0200514
515 gpio_keys {
516 compatible = "gpio-keys";
517
518 pinctrl-names = "default";
519 pinctrl-0 = <&pinctrl_key_gpio_default>;
520
521 bp1 {
522 label = "PB_USER";
Ludovic Desroches8f3a8a62017-07-10 08:12:05 +0200523 gpios = <&pioA PIN_PB9 GPIO_ACTIVE_LOW>;
Ludovic Desrochesc7e48d42015-06-22 10:01:20 +0200524 linux,code = <0x104>;
525 };
526 };
Wenyou Yanged0f4b32015-06-25 18:13:49 +0800527
528 leds {
529 compatible = "gpio-leds";
530 pinctrl-names = "default";
531 pinctrl-0 = <&pinctrl_led_gpio_default>;
532 status = "okay";
533
534 red {
535 label = "red";
Ludovic Desroches8f3a8a62017-07-10 08:12:05 +0200536 gpios = <&pioA PIN_PB6 GPIO_ACTIVE_LOW>;
Wenyou Yanged0f4b32015-06-25 18:13:49 +0800537 };
538
Ludovic Desroches8f3a8a62017-07-10 08:12:05 +0200539
Wenyou Yanged0f4b32015-06-25 18:13:49 +0800540 green {
541 label = "green";
Ludovic Desroches8f3a8a62017-07-10 08:12:05 +0200542 gpios = <&pioA PIN_PB5 GPIO_ACTIVE_LOW>;
Wenyou Yanged0f4b32015-06-25 18:13:49 +0800543 };
544
545 blue {
546 label = "blue";
Ludovic Desroches8f3a8a62017-07-10 08:12:05 +0200547 gpios = <&pioA PIN_PB0 GPIO_ACTIVE_LOW>;
Wenyou Yanged0f4b32015-06-25 18:13:49 +0800548 linux,default-trigger = "heartbeat";
549 };
550 };
Nicolas Ferre22b5a0f2015-06-18 14:55:03 +0200551};