blob: 057f7b98b6c448dea78cc02a4c6688f545c5bb05 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * sata_sis.c - Silicon Integrated Systems SATA
3 *
4 * Maintained by: Uwe Koziolek
5 * Please ALWAYS copy linux-ide@vger.kernel.org
6 * on emails.
7 *
8 * Copyright 2004 Uwe Koziolek
9 *
Linus Torvalds1da177e2005-04-16 15:20:36 -070010 *
Jeff Garzikaf36d7f2005-08-28 20:18:39 -040011 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License as published by
13 * the Free Software Foundation; either version 2, or (at your option)
14 * any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; see the file COPYING. If not, write to
23 * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
24 *
25 *
26 * libata documentation is available via 'make {ps|pdf}docs',
27 * as Documentation/DocBook/libata.*
28 *
29 * Hardware documentation available under NDA.
Linus Torvalds1da177e2005-04-16 15:20:36 -070030 *
31 */
32
33#include <linux/config.h>
34#include <linux/kernel.h>
35#include <linux/module.h>
36#include <linux/pci.h>
37#include <linux/init.h>
38#include <linux/blkdev.h>
39#include <linux/delay.h>
40#include <linux/interrupt.h>
41#include "scsi.h"
42#include <scsi/scsi_host.h>
43#include <linux/libata.h>
44
45#define DRV_NAME "sata_sis"
46#define DRV_VERSION "0.5"
47
48enum {
49 sis_180 = 0,
50 SIS_SCR_PCI_BAR = 5,
51
52 /* PCI configuration registers */
53 SIS_GENCTL = 0x54, /* IDE General Control register */
54 SIS_SCR_BASE = 0xc0, /* sata0 phy SCR registers */
Arnaud Patardf2c853b2005-09-07 22:44:48 +020055 SIS180_SATA1_OFS = 0x10, /* offset from sata0->sata1 phy regs */
56 SIS182_SATA1_OFS = 0x20, /* offset from sata0->sata1 phy regs */
57 SIS_PMR = 0x90, /* port mapping register */
Jeff Garzik8add7882005-09-08 23:07:29 -040058 SIS_PMR_COMBINED = 0x30,
Linus Torvalds1da177e2005-04-16 15:20:36 -070059
60 /* random bits */
61 SIS_FLAG_CFGSCR = (1 << 30), /* host flag: SCRs via PCI cfg */
62
63 GENCTL_IOMAPPED_SCR = (1 << 26), /* if set, SCRs are in IO space */
64};
65
66static int sis_init_one (struct pci_dev *pdev, const struct pci_device_id *ent);
67static u32 sis_scr_read (struct ata_port *ap, unsigned int sc_reg);
68static void sis_scr_write (struct ata_port *ap, unsigned int sc_reg, u32 val);
69
70static struct pci_device_id sis_pci_tbl[] = {
71 { PCI_VENDOR_ID_SI, 0x180, PCI_ANY_ID, PCI_ANY_ID, 0, 0, sis_180 },
72 { PCI_VENDOR_ID_SI, 0x181, PCI_ANY_ID, PCI_ANY_ID, 0, 0, sis_180 },
Arnaud Patardf2c853b2005-09-07 22:44:48 +020073 { PCI_VENDOR_ID_SI, 0x182, PCI_ANY_ID, PCI_ANY_ID, 0, 0, sis_180 },
Linus Torvalds1da177e2005-04-16 15:20:36 -070074 { } /* terminate list */
75};
76
77
78static struct pci_driver sis_pci_driver = {
79 .name = DRV_NAME,
80 .id_table = sis_pci_tbl,
81 .probe = sis_init_one,
82 .remove = ata_pci_remove_one,
83};
84
85static Scsi_Host_Template sis_sht = {
86 .module = THIS_MODULE,
87 .name = DRV_NAME,
88 .ioctl = ata_scsi_ioctl,
89 .queuecommand = ata_scsi_queuecmd,
90 .eh_strategy_handler = ata_scsi_error,
91 .can_queue = ATA_DEF_QUEUE,
92 .this_id = ATA_SHT_THIS_ID,
93 .sg_tablesize = ATA_MAX_PRD,
94 .max_sectors = ATA_MAX_SECTORS,
95 .cmd_per_lun = ATA_SHT_CMD_PER_LUN,
96 .emulated = ATA_SHT_EMULATED,
97 .use_clustering = ATA_SHT_USE_CLUSTERING,
98 .proc_name = DRV_NAME,
99 .dma_boundary = ATA_DMA_BOUNDARY,
100 .slave_configure = ata_scsi_slave_config,
101 .bios_param = ata_std_bios_param,
102 .ordered_flush = 1,
103};
104
Jeff Garzik057ace52005-10-22 14:27:05 -0400105static const struct ata_port_operations sis_ops = {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700106 .port_disable = ata_port_disable,
107 .tf_load = ata_tf_load,
108 .tf_read = ata_tf_read,
109 .check_status = ata_check_status,
110 .exec_command = ata_exec_command,
111 .dev_select = ata_std_dev_select,
112 .phy_reset = sata_phy_reset,
113 .bmdma_setup = ata_bmdma_setup,
114 .bmdma_start = ata_bmdma_start,
115 .bmdma_stop = ata_bmdma_stop,
116 .bmdma_status = ata_bmdma_status,
117 .qc_prep = ata_qc_prep,
118 .qc_issue = ata_qc_issue_prot,
119 .eng_timeout = ata_eng_timeout,
120 .irq_handler = ata_interrupt,
121 .irq_clear = ata_bmdma_irq_clear,
122 .scr_read = sis_scr_read,
123 .scr_write = sis_scr_write,
124 .port_start = ata_port_start,
125 .port_stop = ata_port_stop,
Jeff Garzikaa8f0dc2005-05-26 21:54:27 -0400126 .host_stop = ata_host_stop,
Linus Torvalds1da177e2005-04-16 15:20:36 -0700127};
128
129static struct ata_port_info sis_port_info = {
130 .sht = &sis_sht,
131 .host_flags = ATA_FLAG_SATA | ATA_FLAG_SATA_RESET |
132 ATA_FLAG_NO_LEGACY,
133 .pio_mask = 0x1f,
134 .mwdma_mask = 0x7,
135 .udma_mask = 0x7f,
136 .port_ops = &sis_ops,
137};
138
139
140MODULE_AUTHOR("Uwe Koziolek");
141MODULE_DESCRIPTION("low-level driver for Silicon Integratad Systems SATA controller");
142MODULE_LICENSE("GPL");
143MODULE_DEVICE_TABLE(pci, sis_pci_tbl);
144MODULE_VERSION(DRV_VERSION);
145
Arnaud Patardf2c853b2005-09-07 22:44:48 +0200146static unsigned int get_scr_cfg_addr(unsigned int port_no, unsigned int sc_reg, int device)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700147{
148 unsigned int addr = SIS_SCR_BASE + (4 * sc_reg);
149
Jeff Garzik8add7882005-09-08 23:07:29 -0400150 if (port_no) {
Arnaud Patardf2c853b2005-09-07 22:44:48 +0200151 if (device == 0x182)
152 addr += SIS182_SATA1_OFS;
153 else
154 addr += SIS180_SATA1_OFS;
Jeff Garzik8add7882005-09-08 23:07:29 -0400155 }
156
Linus Torvalds1da177e2005-04-16 15:20:36 -0700157 return addr;
158}
159
160static u32 sis_scr_cfg_read (struct ata_port *ap, unsigned int sc_reg)
161{
162 struct pci_dev *pdev = to_pci_dev(ap->host_set->dev);
Arnaud Patardf2c853b2005-09-07 22:44:48 +0200163 unsigned int cfg_addr = get_scr_cfg_addr(ap->port_no, sc_reg, pdev->device);
Uwe Koziolek668e4bc2005-09-11 17:03:35 +0200164 u32 val, val2 = 0;
Arnaud Patardf2c853b2005-09-07 22:44:48 +0200165 u8 pmr;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700166
167 if (sc_reg == SCR_ERROR) /* doesn't exist in PCI cfg space */
168 return 0xffffffff;
Arnaud Patardf2c853b2005-09-07 22:44:48 +0200169
170 pci_read_config_byte(pdev, SIS_PMR, &pmr);
Jeff Garzik8add7882005-09-08 23:07:29 -0400171
Linus Torvalds1da177e2005-04-16 15:20:36 -0700172 pci_read_config_dword(pdev, cfg_addr, &val);
Arnaud Patardf2c853b2005-09-07 22:44:48 +0200173
Jeff Garzik8add7882005-09-08 23:07:29 -0400174 if ((pdev->device == 0x182) || (pmr & SIS_PMR_COMBINED))
Arnaud Patardf2c853b2005-09-07 22:44:48 +0200175 pci_read_config_dword(pdev, cfg_addr+0x10, &val2);
176
177 return val|val2;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700178}
179
180static void sis_scr_cfg_write (struct ata_port *ap, unsigned int scr, u32 val)
181{
182 struct pci_dev *pdev = to_pci_dev(ap->host_set->dev);
Arnaud Patardf2c853b2005-09-07 22:44:48 +0200183 unsigned int cfg_addr = get_scr_cfg_addr(ap->port_no, scr, pdev->device);
184 u8 pmr;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700185
186 if (scr == SCR_ERROR) /* doesn't exist in PCI cfg space */
187 return;
Arnaud Patardf2c853b2005-09-07 22:44:48 +0200188
189 pci_read_config_byte(pdev, SIS_PMR, &pmr);
Jeff Garzik8add7882005-09-08 23:07:29 -0400190
Linus Torvalds1da177e2005-04-16 15:20:36 -0700191 pci_write_config_dword(pdev, cfg_addr, val);
Arnaud Patardf2c853b2005-09-07 22:44:48 +0200192
193 if ((pdev->device == 0x182) || (pmr & SIS_PMR_COMBINED))
194 pci_write_config_dword(pdev, cfg_addr+0x10, val);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700195}
196
197static u32 sis_scr_read (struct ata_port *ap, unsigned int sc_reg)
198{
Arnaud Patardf2c853b2005-09-07 22:44:48 +0200199 struct pci_dev *pdev = to_pci_dev(ap->host_set->dev);
Jeff Garzik8add7882005-09-08 23:07:29 -0400200 u32 val, val2 = 0;
Arnaud Patardf2c853b2005-09-07 22:44:48 +0200201 u8 pmr;
202
Linus Torvalds1da177e2005-04-16 15:20:36 -0700203 if (sc_reg > SCR_CONTROL)
204 return 0xffffffffU;
205
206 if (ap->flags & SIS_FLAG_CFGSCR)
207 return sis_scr_cfg_read(ap, sc_reg);
Arnaud Patardf2c853b2005-09-07 22:44:48 +0200208
209 pci_read_config_byte(pdev, SIS_PMR, &pmr);
210
211 val = inl(ap->ioaddr.scr_addr + (sc_reg * 4));
212
213 if ((pdev->device == 0x182) || (pmr & SIS_PMR_COMBINED))
Jeff Garzik8add7882005-09-08 23:07:29 -0400214 val2 = inl(ap->ioaddr.scr_addr + (sc_reg * 4) + 0x10);
Arnaud Patardf2c853b2005-09-07 22:44:48 +0200215
Jeff Garzik8add7882005-09-08 23:07:29 -0400216 return val | val2;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700217}
218
219static void sis_scr_write (struct ata_port *ap, unsigned int sc_reg, u32 val)
220{
Arnaud Patardf2c853b2005-09-07 22:44:48 +0200221 struct pci_dev *pdev = to_pci_dev(ap->host_set->dev);
222 u8 pmr;
223
Linus Torvalds1da177e2005-04-16 15:20:36 -0700224 if (sc_reg > SCR_CONTROL)
225 return;
226
Arnaud Patardf2c853b2005-09-07 22:44:48 +0200227 pci_read_config_byte(pdev, SIS_PMR, &pmr);
Jeff Garzik8add7882005-09-08 23:07:29 -0400228
Linus Torvalds1da177e2005-04-16 15:20:36 -0700229 if (ap->flags & SIS_FLAG_CFGSCR)
230 sis_scr_cfg_write(ap, sc_reg, val);
Arnaud Patardf2c853b2005-09-07 22:44:48 +0200231 else {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700232 outl(val, ap->ioaddr.scr_addr + (sc_reg * 4));
Arnaud Patardf2c853b2005-09-07 22:44:48 +0200233 if ((pdev->device == 0x182) || (pmr & SIS_PMR_COMBINED))
234 outl(val, ap->ioaddr.scr_addr + (sc_reg * 4)+0x10);
235 }
Linus Torvalds1da177e2005-04-16 15:20:36 -0700236}
237
Linus Torvalds1da177e2005-04-16 15:20:36 -0700238static int sis_init_one (struct pci_dev *pdev, const struct pci_device_id *ent)
239{
240 struct ata_probe_ent *probe_ent = NULL;
241 int rc;
242 u32 genctl;
243 struct ata_port_info *ppi;
244 int pci_dev_busy = 0;
Arnaud Patardf2c853b2005-09-07 22:44:48 +0200245 u8 pmr;
246 u8 port2_start;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700247
248 rc = pci_enable_device(pdev);
249 if (rc)
250 return rc;
251
252 rc = pci_request_regions(pdev, DRV_NAME);
253 if (rc) {
254 pci_dev_busy = 1;
255 goto err_out;
256 }
257
258 rc = pci_set_dma_mask(pdev, ATA_DMA_MASK);
259 if (rc)
260 goto err_out_regions;
261 rc = pci_set_consistent_dma_mask(pdev, ATA_DMA_MASK);
262 if (rc)
263 goto err_out_regions;
264
265 ppi = &sis_port_info;
Alan Cox47a86592005-10-04 08:09:19 -0400266 probe_ent = ata_pci_init_native_mode(pdev, &ppi, ATA_PORT_PRIMARY | ATA_PORT_SECONDARY);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700267 if (!probe_ent) {
268 rc = -ENOMEM;
269 goto err_out_regions;
270 }
271
272 /* check and see if the SCRs are in IO space or PCI cfg space */
273 pci_read_config_dword(pdev, SIS_GENCTL, &genctl);
274 if ((genctl & GENCTL_IOMAPPED_SCR) == 0)
275 probe_ent->host_flags |= SIS_FLAG_CFGSCR;
Jeff Garzik8a60a072005-07-31 13:13:24 -0400276
Linus Torvalds1da177e2005-04-16 15:20:36 -0700277 /* if hardware thinks SCRs are in IO space, but there are
278 * no IO resources assigned, change to PCI cfg space.
279 */
280 if ((!(probe_ent->host_flags & SIS_FLAG_CFGSCR)) &&
281 ((pci_resource_start(pdev, SIS_SCR_PCI_BAR) == 0) ||
282 (pci_resource_len(pdev, SIS_SCR_PCI_BAR) < 128))) {
283 genctl &= ~GENCTL_IOMAPPED_SCR;
284 pci_write_config_dword(pdev, SIS_GENCTL, genctl);
285 probe_ent->host_flags |= SIS_FLAG_CFGSCR;
286 }
287
Arnaud Patardf2c853b2005-09-07 22:44:48 +0200288 pci_read_config_byte(pdev, SIS_PMR, &pmr);
289 if (ent->device != 0x182) {
290 if ((pmr & SIS_PMR_COMBINED) == 0) {
291 printk(KERN_INFO "sata_sis: Detected SiS 180/181 chipset in SATA mode\n");
Arnaud Patard39eb9362005-09-13 00:36:45 +0200292 port2_start = 64;
Arnaud Patardf2c853b2005-09-07 22:44:48 +0200293 }
294 else {
295 printk(KERN_INFO "sata_sis: Detected SiS 180/181 chipset in combined mode\n");
296 port2_start=0;
297 }
298 }
299 else {
300 printk(KERN_INFO "sata_sis: Detected SiS 182 chipset\n");
301 port2_start = 0x20;
302 }
303
Linus Torvalds1da177e2005-04-16 15:20:36 -0700304 if (!(probe_ent->host_flags & SIS_FLAG_CFGSCR)) {
305 probe_ent->port[0].scr_addr =
306 pci_resource_start(pdev, SIS_SCR_PCI_BAR);
307 probe_ent->port[1].scr_addr =
Arnaud Patardf2c853b2005-09-07 22:44:48 +0200308 pci_resource_start(pdev, SIS_SCR_PCI_BAR) + port2_start;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700309 }
310
311 pci_set_master(pdev);
Brett M Russa04ce0f2005-08-15 15:23:41 -0400312 pci_intx(pdev, 1);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700313
314 /* FIXME: check ata_device_add return value */
315 ata_device_add(probe_ent);
316 kfree(probe_ent);
317
318 return 0;
319
320err_out_regions:
321 pci_release_regions(pdev);
322
323err_out:
324 if (!pci_dev_busy)
325 pci_disable_device(pdev);
326 return rc;
327
328}
329
330static int __init sis_init(void)
331{
332 return pci_module_init(&sis_pci_driver);
333}
334
335static void __exit sis_exit(void)
336{
337 pci_unregister_driver(&sis_pci_driver);
338}
339
340module_init(sis_init);
341module_exit(sis_exit);
342