blob: d14163f5722452a3a3586b7d2a79c2d6680dc167 [file] [log] [blame]
Daniel Macka3819342009-03-09 02:13:17 +01001/*
2 * AK4104 ALSA SoC (ASoC) driver
3 *
4 * Copyright (c) 2009 Daniel Mack <daniel@caiaq.de>
5 *
6 * This program is free software; you can redistribute it and/or modify it
7 * under the terms of the GNU General Public License as published by the
8 * Free Software Foundation; either version 2 of the License, or (at your
9 * option) any later version.
10 */
11
12#include <linux/module.h>
Tejun Heo5a0e3ad2010-03-24 17:04:11 +090013#include <linux/slab.h>
Daniel Macka3819342009-03-09 02:13:17 +010014#include <sound/core.h>
15#include <sound/soc.h>
16#include <sound/initval.h>
17#include <linux/spi/spi.h>
18#include <sound/asoundef.h>
19
Daniel Macka3819342009-03-09 02:13:17 +010020/* AK4104 registers addresses */
21#define AK4104_REG_CONTROL1 0x00
22#define AK4104_REG_RESERVED 0x01
23#define AK4104_REG_CONTROL2 0x02
24#define AK4104_REG_TX 0x03
25#define AK4104_REG_CHN_STATUS(x) ((x) + 0x04)
26#define AK4104_NUM_REGS 10
27
28#define AK4104_REG_MASK 0x1f
29#define AK4104_READ 0xc0
30#define AK4104_WRITE 0xe0
31#define AK4104_RESERVED_VAL 0x5b
32
33/* Bit masks for AK4104 registers */
34#define AK4104_CONTROL1_RSTN (1 << 0)
35#define AK4104_CONTROL1_PW (1 << 1)
36#define AK4104_CONTROL1_DIF0 (1 << 2)
37#define AK4104_CONTROL1_DIF1 (1 << 3)
38
39#define AK4104_CONTROL2_SEL0 (1 << 0)
40#define AK4104_CONTROL2_SEL1 (1 << 1)
41#define AK4104_CONTROL2_MODE (1 << 2)
42
43#define AK4104_TX_TXE (1 << 0)
44#define AK4104_TX_V (1 << 1)
45
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +000046#define DRV_NAME "ak4104-codec"
Daniel Macka3819342009-03-09 02:13:17 +010047
48struct ak4104_private {
Mark Brown2901d6e2012-02-17 12:14:18 -080049 struct regmap *regmap;
Daniel Macka3819342009-03-09 02:13:17 +010050};
51
Daniel Macka3819342009-03-09 02:13:17 +010052static int ak4104_set_dai_fmt(struct snd_soc_dai *codec_dai,
53 unsigned int format)
54{
55 struct snd_soc_codec *codec = codec_dai->codec;
56 int val = 0;
Mark Brown2901d6e2012-02-17 12:14:18 -080057 int ret;
Daniel Macka3819342009-03-09 02:13:17 +010058
Daniel Macka3819342009-03-09 02:13:17 +010059 /* set DAI format */
60 switch (format & SND_SOC_DAIFMT_FORMAT_MASK) {
61 case SND_SOC_DAIFMT_RIGHT_J:
62 break;
63 case SND_SOC_DAIFMT_LEFT_J:
64 val |= AK4104_CONTROL1_DIF0;
65 break;
66 case SND_SOC_DAIFMT_I2S:
67 val |= AK4104_CONTROL1_DIF0 | AK4104_CONTROL1_DIF1;
68 break;
69 default:
70 dev_err(codec->dev, "invalid dai format\n");
71 return -EINVAL;
72 }
73
74 /* This device can only be slave */
75 if ((format & SND_SOC_DAIFMT_MASTER_MASK) != SND_SOC_DAIFMT_CBS_CFS)
76 return -EINVAL;
77
Mark Brownafad95f2012-02-17 12:04:41 -080078 ret = snd_soc_update_bits(codec, AK4104_REG_CONTROL1,
79 AK4104_CONTROL1_DIF0 | AK4104_CONTROL1_DIF1,
80 val);
81 if (ret < 0)
82 return ret;
83
84 return 0;
Daniel Macka3819342009-03-09 02:13:17 +010085}
86
87static int ak4104_hw_params(struct snd_pcm_substream *substream,
88 struct snd_pcm_hw_params *params,
89 struct snd_soc_dai *dai)
90{
Mark Browne6968a12012-04-04 15:58:16 +010091 struct snd_soc_codec *codec = dai->codec;
Daniel Macka3819342009-03-09 02:13:17 +010092 int val = 0;
93
94 /* set the IEC958 bits: consumer mode, no copyright bit */
95 val |= IEC958_AES0_CON_NOT_COPYRIGHT;
Mark Brown34baf222012-02-17 12:05:51 -080096 snd_soc_write(codec, AK4104_REG_CHN_STATUS(0), val);
Daniel Macka3819342009-03-09 02:13:17 +010097
98 val = 0;
99
100 switch (params_rate(params)) {
Daniel Mack08201de2012-10-07 17:51:23 +0200101 case 22050:
102 val |= IEC958_AES3_CON_FS_22050;
103 break;
104 case 24000:
105 val |= IEC958_AES3_CON_FS_24000;
106 break;
107 case 32000:
108 val |= IEC958_AES3_CON_FS_32000;
109 break;
Daniel Macka3819342009-03-09 02:13:17 +0100110 case 44100:
111 val |= IEC958_AES3_CON_FS_44100;
112 break;
113 case 48000:
114 val |= IEC958_AES3_CON_FS_48000;
115 break;
Daniel Mack08201de2012-10-07 17:51:23 +0200116 case 88200:
117 val |= IEC958_AES3_CON_FS_88200;
118 break;
119 case 96000:
120 val |= IEC958_AES3_CON_FS_96000;
121 break;
122 case 176400:
123 val |= IEC958_AES3_CON_FS_176400;
124 break;
125 case 192000:
126 val |= IEC958_AES3_CON_FS_192000;
Daniel Macka3819342009-03-09 02:13:17 +0100127 break;
128 default:
129 dev_err(codec->dev, "unsupported sampling rate\n");
130 return -EINVAL;
131 }
132
Mark Brown34baf222012-02-17 12:05:51 -0800133 return snd_soc_write(codec, AK4104_REG_CHN_STATUS(3), val);
Daniel Macka3819342009-03-09 02:13:17 +0100134}
135
Lars-Peter Clausen85e76522011-11-23 11:40:40 +0100136static const struct snd_soc_dai_ops ak4101_dai_ops = {
Mark Brown65ec1cd2009-03-11 16:51:31 +0000137 .hw_params = ak4104_hw_params,
138 .set_fmt = ak4104_set_dai_fmt,
139};
140
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +0000141static struct snd_soc_dai_driver ak4104_dai = {
142 .name = "ak4104-hifi",
Daniel Macka3819342009-03-09 02:13:17 +0100143 .playback = {
144 .stream_name = "Playback",
145 .channels_min = 2,
146 .channels_max = 2,
Daniel Mack617b14c2010-01-13 11:25:05 +0100147 .rates = SNDRV_PCM_RATE_8000_192000,
Daniel Macka3819342009-03-09 02:13:17 +0100148 .formats = SNDRV_PCM_FMTBIT_S16_LE |
149 SNDRV_PCM_FMTBIT_S24_3LE |
150 SNDRV_PCM_FMTBIT_S24_LE
151 },
Mark Brown65ec1cd2009-03-11 16:51:31 +0000152 .ops = &ak4101_dai_ops,
Daniel Macka3819342009-03-09 02:13:17 +0100153};
154
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +0000155static int ak4104_probe(struct snd_soc_codec *codec)
156{
157 struct ak4104_private *ak4104 = snd_soc_codec_get_drvdata(codec);
Mark Brown2901d6e2012-02-17 12:14:18 -0800158 int ret;
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +0000159
Mark Brown2901d6e2012-02-17 12:14:18 -0800160 codec->control_data = ak4104->regmap;
161 ret = snd_soc_codec_set_cache_io(codec, 8, 8, SND_SOC_REGMAP);
162 if (ret != 0)
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +0000163 return ret;
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +0000164
165 /* set power-up and non-reset bits */
Mark Brownafad95f2012-02-17 12:04:41 -0800166 ret = snd_soc_update_bits(codec, AK4104_REG_CONTROL1,
167 AK4104_CONTROL1_PW | AK4104_CONTROL1_RSTN,
168 AK4104_CONTROL1_PW | AK4104_CONTROL1_RSTN);
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +0000169 if (ret < 0)
170 return ret;
171
172 /* enable transmitter */
Mark Brownafad95f2012-02-17 12:04:41 -0800173 ret = snd_soc_update_bits(codec, AK4104_REG_TX,
174 AK4104_TX_TXE, AK4104_TX_TXE);
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +0000175 if (ret < 0)
176 return ret;
177
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +0000178 return 0;
179}
180
181static int ak4104_remove(struct snd_soc_codec *codec)
182{
Mark Brownafad95f2012-02-17 12:04:41 -0800183 snd_soc_update_bits(codec, AK4104_REG_CONTROL1,
184 AK4104_CONTROL1_PW | AK4104_CONTROL1_RSTN, 0);
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +0000185
Mark Brownafad95f2012-02-17 12:04:41 -0800186 return 0;
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +0000187}
188
189static struct snd_soc_codec_driver soc_codec_device_ak4104 = {
190 .probe = ak4104_probe,
191 .remove = ak4104_remove,
Mark Brown2901d6e2012-02-17 12:14:18 -0800192};
193
194static const struct regmap_config ak4104_regmap = {
195 .reg_bits = 8,
196 .val_bits = 8,
197
198 .max_register = AK4104_NUM_REGS - 1,
199 .read_flag_mask = AK4104_READ,
200 .write_flag_mask = AK4104_WRITE,
201
202 .cache_type = REGCACHE_RBTREE,
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +0000203};
Daniel Macka3819342009-03-09 02:13:17 +0100204
205static int ak4104_spi_probe(struct spi_device *spi)
206{
Daniel Macka3819342009-03-09 02:13:17 +0100207 struct ak4104_private *ak4104;
Mark Brown2901d6e2012-02-17 12:14:18 -0800208 unsigned int val;
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +0000209 int ret;
Daniel Macka3819342009-03-09 02:13:17 +0100210
211 spi->bits_per_word = 8;
212 spi->mode = SPI_MODE_0;
213 ret = spi_setup(spi);
214 if (ret < 0)
215 return ret;
216
Axel Lin3922d512011-12-20 14:37:12 +0800217 ak4104 = devm_kzalloc(&spi->dev, sizeof(struct ak4104_private),
218 GFP_KERNEL);
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +0000219 if (ak4104 == NULL)
Daniel Macka3819342009-03-09 02:13:17 +0100220 return -ENOMEM;
Daniel Macka3819342009-03-09 02:13:17 +0100221
Mark Brown2901d6e2012-02-17 12:14:18 -0800222 ak4104->regmap = regmap_init_spi(spi, &ak4104_regmap);
223 if (IS_ERR(ak4104->regmap)) {
224 ret = PTR_ERR(ak4104->regmap);
225 return ret;
226 }
227
228 /* read the 'reserved' register - according to the datasheet, it
229 * should contain 0x5b. Not a good way to verify the presence of
230 * the device, but there is no hardware ID register. */
231 ret = regmap_read(ak4104->regmap, AK4104_REG_RESERVED, &val);
232 if (ret != 0)
233 goto err;
234 if (val != AK4104_RESERVED_VAL) {
235 ret = -ENODEV;
236 goto err;
237 }
238
Daniel Macka3819342009-03-09 02:13:17 +0100239 spi_set_drvdata(spi, ak4104);
Daniel Macka3819342009-03-09 02:13:17 +0100240
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +0000241 ret = snd_soc_register_codec(&spi->dev,
242 &soc_codec_device_ak4104, &ak4104_dai, 1);
Mark Brown2901d6e2012-02-17 12:14:18 -0800243 if (ret != 0)
244 goto err;
245
246 return 0;
247
248err:
249 regmap_exit(ak4104->regmap);
Daniel Macka3819342009-03-09 02:13:17 +0100250 return ret;
251}
252
253static int __devexit ak4104_spi_remove(struct spi_device *spi)
254{
Mark Brown2901d6e2012-02-17 12:14:18 -0800255 struct ak4104_private *ak4101 = spi_get_drvdata(spi);
256 regmap_exit(ak4101->regmap);
Liam Girdwoodf0fba2a2010-03-17 20:15:21 +0000257 snd_soc_unregister_codec(&spi->dev);
Daniel Macka3819342009-03-09 02:13:17 +0100258 return 0;
259}
260
Daniel Macka3819342009-03-09 02:13:17 +0100261static struct spi_driver ak4104_spi_driver = {
262 .driver = {
263 .name = DRV_NAME,
264 .owner = THIS_MODULE,
265 },
266 .probe = ak4104_spi_probe,
267 .remove = __devexit_p(ak4104_spi_remove),
268};
269
Mark Brown38d78ba2012-02-16 22:50:35 -0800270module_spi_driver(ak4104_spi_driver);
Daniel Macka3819342009-03-09 02:13:17 +0100271
272MODULE_AUTHOR("Daniel Mack <daniel@caiaq.de>");
273MODULE_DESCRIPTION("Asahi Kasei AK4104 ALSA SoC driver");
274MODULE_LICENSE("GPL");
275