blob: 0cf74d7ea1c56cb26fea0096627949b20af4002e [file] [log] [blame]
Kumar Gala7d13d212006-01-13 11:19:58 -06001#ifndef __MPC83XX_H__
2#define __MPC83XX_H__
3
4#include <linux/init.h>
5#include <linux/device.h>
Kumar Gala7d52c7b2007-06-22 00:23:57 -05006#include <asm/pci-bridge.h>
Kumar Gala7d13d212006-01-13 11:19:58 -06007
Li Yangc1616982007-02-07 13:47:56 +08008/* System Clock Control Register */
9#define MPC83XX_SCCR_OFFS 0xA08
Li Yange5a94af2007-07-03 17:43:16 +080010#define MPC83XX_SCCR_USB_MASK 0x00f00000
Li Yangc1616982007-02-07 13:47:56 +080011#define MPC83XX_SCCR_USB_MPHCM_11 0x00c00000
12#define MPC83XX_SCCR_USB_MPHCM_01 0x00400000
13#define MPC83XX_SCCR_USB_MPHCM_10 0x00800000
14#define MPC83XX_SCCR_USB_DRCM_11 0x00300000
15#define MPC83XX_SCCR_USB_DRCM_01 0x00100000
16#define MPC83XX_SCCR_USB_DRCM_10 0x00200000
Kim Phillipsb74a7e52008-01-30 12:46:19 -060017#define MPC8315_SCCR_USB_MASK 0x00c00000
18#define MPC8315_SCCR_USB_DRCM_11 0x00c00000
Anton Vorontsov1a9ebc02008-04-09 17:59:25 +040019#define MPC8315_SCCR_USB_DRCM_01 0x00400000
Li Yange10241d2008-01-08 15:18:45 +080020#define MPC837X_SCCR_USB_DRCM_11 0x00c00000
Li Yangc1616982007-02-07 13:47:56 +080021
22/* system i/o configuration register low */
23#define MPC83XX_SICRL_OFFS 0x114
Li Yange5a94af2007-07-03 17:43:16 +080024#define MPC834X_SICRL_USB_MASK 0x60000000
Peter Korsgaardb7d66c82009-06-09 13:43:32 +020025#define MPC834X_SICRL_USB0 0x20000000
26#define MPC834X_SICRL_USB1 0x40000000
Li Yange5a94af2007-07-03 17:43:16 +080027#define MPC831X_SICRL_USB_MASK 0x00000c00
28#define MPC831X_SICRL_USB_ULPI 0x00000800
Anton Vorontsovc0a20152008-07-08 21:36:32 +040029#define MPC8315_SICRL_USB_MASK 0x000000fc
30#define MPC8315_SICRL_USB_ULPI 0x00000054
Li Yange10241d2008-01-08 15:18:45 +080031#define MPC837X_SICRL_USB_MASK 0xf0000000
32#define MPC837X_SICRL_USB_ULPI 0x50000000
Anton Vorontsov89f37292009-07-25 01:42:30 +040033#define MPC837X_SICRL_USBB_MASK 0x30000000
34#define MPC837X_SICRL_SD 0x20000000
Li Yangc1616982007-02-07 13:47:56 +080035
36/* system i/o configuration register high */
37#define MPC83XX_SICRH_OFFS 0x118
Ilya Yanokfd066e82010-10-27 02:02:36 +020038#define MPC8308_SICRH_USB_MASK 0x000c0000
39#define MPC8308_SICRH_USB_ULPI 0x00040000
Li Yange5a94af2007-07-03 17:43:16 +080040#define MPC834X_SICRH_USB_UTMI 0x00020000
41#define MPC831X_SICRH_USB_MASK 0x000000e0
42#define MPC831X_SICRH_USB_ULPI 0x000000a0
Anton Vorontsovc0a20152008-07-08 21:36:32 +040043#define MPC8315_SICRH_USB_MASK 0x0000ff00
44#define MPC8315_SICRH_USB_ULPI 0x00000000
Anton Vorontsov89f37292009-07-25 01:42:30 +040045#define MPC837X_SICRH_SPI_MASK 0x00000003
46#define MPC837X_SICRH_SD 0x00000001
Li Yange5a94af2007-07-03 17:43:16 +080047
48/* USB Control Register */
49#define FSL_USB2_CONTROL_OFFS 0x500
50#define CONTROL_UTMI_PHY_EN 0x00000200
Anton Vorontsov1a9ebc02008-04-09 17:59:25 +040051#define CONTROL_REFSEL_24MHZ 0x00000040
Li Yange5a94af2007-07-03 17:43:16 +080052#define CONTROL_REFSEL_48MHZ 0x00000080
53#define CONTROL_PHY_CLK_SEL_ULPI 0x00000400
54#define CONTROL_OTG_PORT 0x00000020
55
56/* USB PORTSC Registers */
57#define FSL_USB2_PORTSC1_OFFS 0x184
58#define FSL_USB2_PORTSC2_OFFS 0x188
59#define PORTSCX_PTW_16BIT 0x10000000
60#define PORTSCX_PTS_UTMI 0x00000000
61#define PORTSCX_PTS_ULPI 0x80000000
Li Yangc1616982007-02-07 13:47:56 +080062
Kumar Gala7d13d212006-01-13 11:19:58 -060063/*
64 * Declaration for the various functions exported by the
65 * mpc83xx_* files. Mostly for use by mpc83xx_setup
66 */
67
Kumar Gala30f59332006-02-02 13:50:44 -060068extern void mpc83xx_restart(char *cmd);
69extern long mpc83xx_time_init(void);
Anton Vorontsov81b36a02008-12-05 18:48:07 +030070extern int mpc837x_usb_cfg(void);
Li Yange5a94af2007-07-03 17:43:16 +080071extern int mpc834x_usb_cfg(void);
72extern int mpc831x_usb_cfg(void);
Dmitry Eremin-Solenikovd4fb5eb2011-07-22 23:55:42 +040073extern void mpc83xx_ipic_init_IRQ(void);
74#ifdef CONFIG_QUICC_ENGINE
75extern void mpc83xx_qe_init_IRQ(void);
76extern void mpc83xx_ipic_and_qe_init_IRQ(void);
77#else
78static inline void __init mpc83xx_qe_init_IRQ(void) {}
79#define mpc83xx_ipic_and_qe_init_IRQ mpc83xx_ipic_init_IRQ
80#endif /* CONFIG_QUICC_ENGINE */
81
Dmitry Eremin-Solenikovbede4802011-11-17 18:48:48 +040082#ifdef CONFIG_PCI
83extern void mpc83xx_setup_pci(void);
84#else
85#define mpc83xx_setup_pci() do {} while (0)
86#endif
87
Dmitry Eremin-Solenikov7669d582011-11-17 18:48:47 +040088extern int mpc83xx_declare_of_platform_devices(void);
Kumar Gala7d13d212006-01-13 11:19:58 -060089
Kumar Galae060e082006-02-02 13:51:10 -060090#endif /* __MPC83XX_H__ */