Blame - arch/sh/Kconfig.cpu - kernel/msm-4.9

blob: 05b518e90cf7fb7a0f23d0df118d98d9ebc1408b [file] [log] [blame]

Paul Mundt	4690bdc	2007-11-09 13:45:42 +0900	[diff] [blame]	1	menu "Processor features"
				2
				3	choice
Masanari Iida	6b2aac4	2012-04-14 00:14:11 +0900	[diff] [blame]	4	prompt "Endianness selection"
Paul Mundt	4690bdc	2007-11-09 13:45:42 +0900	[diff] [blame]	5	default CPU_LITTLE_ENDIAN
				6	help
				7	Some SuperH machines can be configured for either little or big
				8	endian byte order. These modes require different kernels.
				9
				10	config CPU_LITTLE_ENDIAN
				11	bool "Little Endian"
				12
				13	config CPU_BIG_ENDIAN
				14	bool "Big Endian"
Paul Mundt	64e34ca	2008-02-12 16:48:43 +0900	[diff] [blame]	15	depends on !CPU_SH5
Paul Mundt	4690bdc	2007-11-09 13:45:42 +0900	[diff] [blame]	16
				17	endchoice
				18
				19	config SH_FPU
Harvey Harrison	d7ef4fb	2007-12-11 13:49:35 +0900	[diff] [blame]	20	def_bool y
				21	prompt "FPU support"
Paul Mundt	4690bdc	2007-11-09 13:45:42 +0900	[diff] [blame]	22	depends on CPU_HAS_FPU
Paul Mundt	4690bdc	2007-11-09 13:45:42 +0900	[diff] [blame]	23	help
				24	Selecting this option will enable support for SH processors that
				25	have FPU units (ie, SH77xx).
				26
				27	This option must be set in order to enable the FPU.
				28
Paul Mundt	ea0e1a9	2007-11-21 15:58:01 +0900	[diff] [blame]	29	config SH64_FPU_DENORM_FLUSH
				30	bool "Flush floating point denorms to zero"
				31	depends on SH_FPU && SUPERH64
				32
Paul Mundt	4690bdc	2007-11-09 13:45:42 +0900	[diff] [blame]	33	config SH_FPU_EMU
Harvey Harrison	d7ef4fb	2007-12-11 13:49:35 +0900	[diff] [blame]	34	def_bool n
				35	prompt "FPU emulation support"
Kees Cook	0d57af1	2013-01-16 18:53:26 -0800	[diff] [blame]	36	depends on !SH_FPU
Paul Mundt	4690bdc	2007-11-09 13:45:42 +0900	[diff] [blame]	37	help
				38	Selecting this option will enable support for software FPU emulation.
				39	Most SH-3 users will want to say Y here, whereas most SH-4 users will
				40	want to say N.
				41
				42	config SH_DSP
Harvey Harrison	d7ef4fb	2007-12-11 13:49:35 +0900	[diff] [blame]	43	def_bool y
				44	prompt "DSP support"
Paul Mundt	4690bdc	2007-11-09 13:45:42 +0900	[diff] [blame]	45	depends on CPU_HAS_DSP
Paul Mundt	4690bdc	2007-11-09 13:45:42 +0900	[diff] [blame]	46	help
				47	Selecting this option will enable support for SH processors that
				48	have DSP units (ie, SH2-DSP, SH3-DSP, and SH4AL-DSP).
				49
				50	This option must be set in order to enable the DSP.
				51
				52	config SH_ADC
Harvey Harrison	d7ef4fb	2007-12-11 13:49:35 +0900	[diff] [blame]	53	def_bool y
				54	prompt "ADC support"
Paul Mundt	4690bdc	2007-11-09 13:45:42 +0900	[diff] [blame]	55	depends on CPU_SH3
Paul Mundt	4690bdc	2007-11-09 13:45:42 +0900	[diff] [blame]	56	help
				57	Selecting this option will allow the Linux kernel to use SH3 on-chip
				58	ADC module.
				59
				60	If unsure, say N.
				61
				62	config SH_STORE_QUEUES
				63	bool "Support for Store Queues"
				64	depends on CPU_SH4
				65	help
				66	Selecting this option will enable an in-kernel API for manipulating
				67	the store queues integrated in the SH-4 processors.
				68
				69	config SPECULATIVE_EXECUTION
				70	bool "Speculative subroutine return"
Matt Fleming	8c563a3	2010-02-04 23:46:13 +0000	[diff] [blame]	71	depends on CPU_SUBTYPE_SH7780 \|\| CPU_SUBTYPE_SH7785 \|\| CPU_SUBTYPE_SH7786
Paul Mundt	4690bdc	2007-11-09 13:45:42 +0900	[diff] [blame]	72	help
				73	This enables support for a speculative instruction fetch for
				74	subroutine return. There are various pitfalls associated with
				75	this, as outlined in the SH7780 hardware manual.
				76
				77	If unsure, say N.
				78
Paul Mundt	ea0e1a9	2007-11-21 15:58:01 +0900	[diff] [blame]	79	config SH64_ID2815_WORKAROUND
				80	bool "Include workaround for SH5-101 cut2 silicon defect ID2815"
				81	depends on CPU_SUBTYPE_SH5_101
				82
Paul Mundt	4690bdc	2007-11-09 13:45:42 +0900	[diff] [blame]	83	config CPU_HAS_INTEVT
				84	bool
				85
Paul Mundt	4690bdc	2007-11-09 13:45:42 +0900	[diff] [blame]	86	config CPU_HAS_IPR_IRQ
				87	bool
				88
				89	config CPU_HAS_SR_RB
				90	bool
				91	help
				92	This will enable the use of SR.RB register bank usage. Processors
				93	that are lacking this bit must have another method in place for
				94	accomplishing what is taken care of by the banked registers.
				95
				96	See <file:Documentation/sh/register-banks.txt> for further
				97	information on SR.RB and register banking in the kernel in general.
				98
Paul Mundt	8263a67	2009-03-17 17:49:49 +0900	[diff] [blame]	99	config CPU_HAS_PTEAEX
				100	bool
				101
Paul Mundt	4690bdc	2007-11-09 13:45:42 +0900	[diff] [blame]	102	config CPU_HAS_DSP
				103	bool
				104
				105	config CPU_HAS_FPU
				106	bool
				107
				108	endmenu