blob: 81dd6cd1937d4c22f110d7073e01b1869c942950 [file] [log] [blame]
Troy Kisky1efa1262013-12-12 18:49:05 -07001/*
2 * Copyright 2011 Freescale Semiconductor, Inc.
3 * Copyright 2011 Linaro Ltd.
4 *
Gary Bisson95a9e6c2015-09-30 15:46:41 +02005 * This file is dual-licensed: you can use it either under the terms
6 * of the GPL or the X11 license, at your option. Note that this dual
7 * licensing only applies to this file, and not this project as a
8 * whole.
Troy Kisky1efa1262013-12-12 18:49:05 -07009 *
Gary Bisson95a9e6c2015-09-30 15:46:41 +020010 * a) This file is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License
12 * version 2 as published by the Free Software Foundation.
13 *
14 * This file is distributed in the hope that it will be useful
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * Or, alternatively
20 *
21 * b) Permission is hereby granted, free of charge, to any person
22 * obtaining a copy of this software and associated documentation
23 * files (the "Software"), to deal in the Software without
24 * restriction, including without limitation the rights to use
25 * copy, modify, merge, publish, distribute, sublicense, and/or
26 * sell copies of the Software, and to permit persons to whom the
27 * Software is furnished to do so, subject to the following
28 * conditions:
29 *
30 * The above copyright notice and this permission notice shall be
31 * included in all copies or substantial portions of the Software.
32 *
33 * THE SOFTWARE IS PROVIDED , WITHOUT WARRANTY OF ANY KIND
34 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
35 * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
36 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
37 * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY
38 * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
39 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
40 * OTHER DEALINGS IN THE SOFTWARE.
Troy Kisky1efa1262013-12-12 18:49:05 -070041 */
Troy Kiskyda474d42013-12-18 14:51:44 -070042#include <dt-bindings/gpio/gpio.h>
43#include <dt-bindings/input/input.h>
Troy Kisky1efa1262013-12-12 18:49:05 -070044
45/ {
Sascha Hauer48f51962014-05-07 15:19:00 +020046 chosen {
47 stdout-path = &uart2;
48 };
49
Troy Kisky1efa1262013-12-12 18:49:05 -070050 memory {
51 reg = <0x10000000 0x40000000>;
52 };
53
54 regulators {
55 compatible = "simple-bus";
56 #address-cells = <1>;
57 #size-cells = <0>;
58
59 reg_2p5v: regulator@0 {
60 compatible = "regulator-fixed";
61 reg = <0>;
62 regulator-name = "2P5V";
63 regulator-min-microvolt = <2500000>;
64 regulator-max-microvolt = <2500000>;
65 regulator-always-on;
66 };
67
68 reg_3p3v: regulator@1 {
69 compatible = "regulator-fixed";
70 reg = <1>;
71 regulator-name = "3P3V";
72 regulator-min-microvolt = <3300000>;
73 regulator-max-microvolt = <3300000>;
74 regulator-always-on;
75 };
76
77 reg_usb_otg_vbus: regulator@2 {
78 compatible = "regulator-fixed";
79 reg = <2>;
80 regulator-name = "usb_otg_vbus";
81 regulator-min-microvolt = <5000000>;
82 regulator-max-microvolt = <5000000>;
83 gpio = <&gpio3 22 0>;
84 enable-active-high;
85 };
Peter Seiderer366c5952015-06-02 21:07:17 +020086
87 reg_can_xcvr: regulator@3 {
88 compatible = "regulator-fixed";
89 reg = <3>;
90 regulator-name = "CAN XCVR";
91 regulator-min-microvolt = <3300000>;
92 regulator-max-microvolt = <3300000>;
93 pinctrl-names = "default";
94 pinctrl-0 = <&pinctrl_can_xcvr>;
95 gpio = <&gpio1 2 GPIO_ACTIVE_LOW>;
96 };
Troy Kisky1efa1262013-12-12 18:49:05 -070097 };
98
Troy Kiskyda474d42013-12-18 14:51:44 -070099 gpio-keys {
100 compatible = "gpio-keys";
101 pinctrl-names = "default";
102 pinctrl-0 = <&pinctrl_gpio_keys>;
103
104 power {
105 label = "Power Button";
106 gpios = <&gpio2 3 GPIO_ACTIVE_LOW>;
107 linux,code = <KEY_POWER>;
Sudeep Holla26cefdd2015-10-21 11:10:08 +0100108 wakeup-source;
Troy Kiskyda474d42013-12-18 14:51:44 -0700109 };
110
111 menu {
112 label = "Menu";
113 gpios = <&gpio2 1 GPIO_ACTIVE_LOW>;
114 linux,code = <KEY_MENU>;
115 };
116
117 home {
118 label = "Home";
119 gpios = <&gpio2 4 GPIO_ACTIVE_LOW>;
120 linux,code = <KEY_HOME>;
121 };
122
123 back {
124 label = "Back";
125 gpios = <&gpio2 2 GPIO_ACTIVE_LOW>;
126 linux,code = <KEY_BACK>;
127 };
128
129 volume-up {
130 label = "Volume Up";
131 gpios = <&gpio7 13 GPIO_ACTIVE_LOW>;
132 linux,code = <KEY_VOLUMEUP>;
133 };
134
135 volume-down {
136 label = "Volume Down";
137 gpios = <&gpio4 5 GPIO_ACTIVE_LOW>;
138 linux,code = <KEY_VOLUMEDOWN>;
139 };
140 };
141
Troy Kisky1efa1262013-12-12 18:49:05 -0700142 sound {
143 compatible = "fsl,imx6q-sabrelite-sgtl5000",
144 "fsl,imx-audio-sgtl5000";
145 model = "imx6q-sabrelite-sgtl5000";
146 ssi-controller = <&ssi1>;
147 audio-codec = <&codec>;
148 audio-routing =
149 "MIC_IN", "Mic Jack",
150 "Mic Jack", "Mic Bias",
151 "Headphone Jack", "HP_OUT";
152 mux-int-port = <1>;
153 mux-ext-port = <4>;
154 };
Troy Kiskyf5ecc322013-12-16 18:12:59 -0700155
Gary Bissond0ddcc52015-09-30 15:05:20 +0200156 backlight_lcd: backlight_lcd {
Troy Kiskyf5ecc322013-12-16 18:12:59 -0700157 compatible = "pwm-backlight";
158 pwms = <&pwm1 0 5000000>;
159 brightness-levels = <0 4 8 16 32 64 128 255>;
160 default-brightness-level = <7>;
161 power-supply = <&reg_3p3v>;
162 status = "okay";
163 };
164
Eric Nelson4dc633e2015-05-19 08:50:16 -0700165 backlight_lvds: backlight_lvds {
Troy Kiskyf5ecc322013-12-16 18:12:59 -0700166 compatible = "pwm-backlight";
167 pwms = <&pwm4 0 5000000>;
168 brightness-levels = <0 4 8 16 32 64 128 255>;
169 default-brightness-level = <7>;
170 power-supply = <&reg_3p3v>;
171 status = "okay";
172 };
Eric Nelson4dc633e2015-05-19 08:50:16 -0700173
Gary Bissond0ddcc52015-09-30 15:05:20 +0200174 lcd_display: display@di0 {
175 compatible = "fsl,imx-parallel-display";
176 #address-cells = <1>;
177 #size-cells = <0>;
178 interface-pix-fmt = "bgr666";
179 pinctrl-names = "default";
180 pinctrl-0 = <&pinctrl_j15>;
181 status = "okay";
182
183 port@0 {
184 reg = <0>;
185
186 lcd_display_in: endpoint {
187 remote-endpoint = <&ipu1_di0_disp0>;
188 };
189 };
190
191 port@1 {
192 reg = <1>;
193
194 lcd_display_out: endpoint {
195 remote-endpoint = <&lcd_panel_in>;
196 };
197 };
198 };
199
200 lcd_panel {
201 compatible = "okaya,rs800480t-7x0gp";
202 backlight = <&backlight_lcd>;
203
204 port {
205 lcd_panel_in: endpoint {
206 remote-endpoint = <&lcd_display_out>;
207 };
208 };
209 };
210
Eric Nelson4dc633e2015-05-19 08:50:16 -0700211 panel {
212 compatible = "hannstar,hsd100pxn1";
213 backlight = <&backlight_lvds>;
214
215 port {
216 panel_in: endpoint {
217 remote-endpoint = <&lvds0_out>;
218 };
219 };
220 };
Troy Kisky1efa1262013-12-12 18:49:05 -0700221};
222
223&audmux {
224 pinctrl-names = "default";
225 pinctrl-0 = <&pinctrl_audmux>;
226 status = "okay";
227};
228
Peter Seiderer366c5952015-06-02 21:07:17 +0200229&can1 {
230 pinctrl-names = "default";
231 pinctrl-0 = <&pinctrl_can1>;
232 xceiver-supply = <&reg_can_xcvr>;
233 status = "okay";
234};
235
Fabio Estevamb6db3092015-06-29 13:16:53 -0300236&clks {
237 assigned-clocks = <&clks IMX6QDL_CLK_LDB_DI0_SEL>,
238 <&clks IMX6QDL_CLK_LDB_DI1_SEL>;
239 assigned-clock-parents = <&clks IMX6QDL_CLK_PLL3_USB_OTG>,
240 <&clks IMX6QDL_CLK_PLL3_USB_OTG>;
241};
242
Troy Kisky1efa1262013-12-12 18:49:05 -0700243&ecspi1 {
244 fsl,spi-num-chipselects = <1>;
245 cs-gpios = <&gpio3 19 0>;
246 pinctrl-names = "default";
247 pinctrl-0 = <&pinctrl_ecspi1>;
248 status = "okay";
249
250 flash: m25p80@0 {
Rafał Miłecki79826ac2015-08-16 08:39:17 +0200251 compatible = "sst,sst25vf016b", "jedec,spi-nor";
Troy Kisky1efa1262013-12-12 18:49:05 -0700252 spi-max-frequency = <20000000>;
253 reg = <0>;
254 };
255};
256
257&fec {
258 pinctrl-names = "default";
259 pinctrl-0 = <&pinctrl_enet>;
260 phy-mode = "rgmii";
Philipp Zabela58a12a2013-12-20 16:25:17 +0100261 phy-reset-gpios = <&gpio3 23 GPIO_ACTIVE_LOW>;
Troy Kiskya48a1e52013-12-16 18:13:00 -0700262 txen-skew-ps = <0>;
263 txc-skew-ps = <3000>;
264 rxdv-skew-ps = <0>;
265 rxc-skew-ps = <3000>;
266 rxd0-skew-ps = <0>;
267 rxd1-skew-ps = <0>;
268 rxd2-skew-ps = <0>;
269 rxd3-skew-ps = <0>;
270 txd0-skew-ps = <0>;
271 txd1-skew-ps = <0>;
272 txd2-skew-ps = <0>;
273 txd3-skew-ps = <0>;
Troy Kisky6261c4c2013-12-20 11:47:11 -0700274 interrupts-extended = <&gpio1 6 IRQ_TYPE_LEVEL_HIGH>,
275 <&intc 0 119 IRQ_TYPE_LEVEL_HIGH>;
Lucas Stacha28eeb42016-06-03 18:31:20 +0200276 fsl,err006687-workaround-present;
Troy Kisky1efa1262013-12-12 18:49:05 -0700277 status = "okay";
278};
279
Eric Nelson8eedffe2014-12-02 15:37:17 -0700280&hdmi {
281 ddc-i2c-bus = <&i2c2>;
282 status = "okay";
283};
284
Troy Kisky1efa1262013-12-12 18:49:05 -0700285&i2c1 {
286 clock-frequency = <100000>;
287 pinctrl-names = "default";
288 pinctrl-0 = <&pinctrl_i2c1>;
289 status = "okay";
290
291 codec: sgtl5000@0a {
292 compatible = "fsl,sgtl5000";
293 reg = <0x0a>;
Fabio Estevamb26a68c2016-04-26 22:28:29 -0300294 clocks = <&clks IMX6QDL_CLK_CKO>;
Troy Kisky1efa1262013-12-12 18:49:05 -0700295 VDDA-supply = <&reg_2p5v>;
296 VDDIO-supply = <&reg_3p3v>;
297 };
298};
299
Eric Nelsond9515342014-12-02 15:37:16 -0700300&i2c2 {
301 clock-frequency = <100000>;
302 pinctrl-names = "default";
303 pinctrl-0 = <&pinctrl_i2c2>;
304 status = "okay";
305};
306
Eric Nelson0a3e41f2014-12-02 15:37:18 -0700307&i2c3 {
308 clock-frequency = <100000>;
309 pinctrl-names = "default";
310 pinctrl-0 = <&pinctrl_i2c3>;
311 status = "okay";
312};
313
Troy Kisky1efa1262013-12-12 18:49:05 -0700314&iomuxc {
315 pinctrl-names = "default";
316 pinctrl-0 = <&pinctrl_hog>;
317
318 imx6q-sabrelite {
319 pinctrl_hog: hoggrp {
320 fsl,pins = <
Troy Kisky8c766cb2013-12-16 18:12:57 -0700321 /* SGTL5000 sys_mclk */
322 MX6QDL_PAD_GPIO_0__CCM_CLKO1 0x030b0
Troy Kisky1efa1262013-12-12 18:49:05 -0700323 >;
324 };
325
326 pinctrl_audmux: audmuxgrp {
327 fsl,pins = <
328 MX6QDL_PAD_SD2_DAT0__AUD4_RXD 0x130b0
329 MX6QDL_PAD_SD2_DAT3__AUD4_TXC 0x130b0
330 MX6QDL_PAD_SD2_DAT2__AUD4_TXD 0x110b0
331 MX6QDL_PAD_SD2_DAT1__AUD4_TXFS 0x130b0
332 >;
333 };
334
Peter Seiderer366c5952015-06-02 21:07:17 +0200335 pinctrl_can1: can1grp {
336 fsl,pins = <
337 MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX 0x1b0b0
338 MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX 0x1b0b0
339 >;
340 };
341
342 pinctrl_can_xcvr: can-xcvrgrp {
343 fsl,pins = <
344 /* Flexcan XCVR enable */
345 MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x1b0b0
346 >;
347 };
348
Troy Kisky1efa1262013-12-12 18:49:05 -0700349 pinctrl_ecspi1: ecspi1grp {
350 fsl,pins = <
351 MX6QDL_PAD_EIM_D17__ECSPI1_MISO 0x100b1
352 MX6QDL_PAD_EIM_D18__ECSPI1_MOSI 0x100b1
353 MX6QDL_PAD_EIM_D16__ECSPI1_SCLK 0x100b1
Troy Kiskyc40f58a2013-12-16 18:12:54 -0700354 MX6QDL_PAD_EIM_D19__GPIO3_IO19 0x000b1 /* CS */
Troy Kisky1efa1262013-12-12 18:49:05 -0700355 >;
356 };
357
358 pinctrl_enet: enetgrp {
359 fsl,pins = <
Troy Kiskyfde90932013-12-16 18:13:01 -0700360 MX6QDL_PAD_ENET_MDIO__ENET_MDIO 0x100b0
361 MX6QDL_PAD_ENET_MDC__ENET_MDC 0x100b0
Uwe Kleine-Königc007b3a2016-07-08 23:22:54 +0200362 MX6QDL_PAD_RGMII_TXC__RGMII_TXC 0x10030
363 MX6QDL_PAD_RGMII_TD0__RGMII_TD0 0x10030
364 MX6QDL_PAD_RGMII_TD1__RGMII_TD1 0x10030
365 MX6QDL_PAD_RGMII_TD2__RGMII_TD2 0x10030
366 MX6QDL_PAD_RGMII_TD3__RGMII_TD3 0x10030
367 MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x10030
Troy Kiskyfde90932013-12-16 18:13:01 -0700368 MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK 0x100b0
Uwe Kleine-Königc007b3a2016-07-08 23:22:54 +0200369 MX6QDL_PAD_RGMII_RXC__RGMII_RXC 0x1b030
370 MX6QDL_PAD_RGMII_RD0__RGMII_RD0 0x1b030
371 MX6QDL_PAD_RGMII_RD1__RGMII_RD1 0x1b030
372 MX6QDL_PAD_RGMII_RD2__RGMII_RD2 0x1b030
373 MX6QDL_PAD_RGMII_RD3__RGMII_RD3 0x1b030
374 MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b030
Troy Kiskyf3b0ea62013-12-16 18:12:56 -0700375 /* Phy reset */
376 MX6QDL_PAD_EIM_D23__GPIO3_IO23 0x000b0
Troy Kisky6261c4c2013-12-20 11:47:11 -0700377 MX6QDL_PAD_GPIO_6__ENET_IRQ 0x000b1
Troy Kisky1efa1262013-12-12 18:49:05 -0700378 >;
379 };
380
Troy Kiskyda474d42013-12-18 14:51:44 -0700381 pinctrl_gpio_keys: gpio_keysgrp {
382 fsl,pins = <
383 /* Power Button */
384 MX6QDL_PAD_NANDF_D3__GPIO2_IO03 0x1b0b0
385 /* Menu Button */
386 MX6QDL_PAD_NANDF_D1__GPIO2_IO01 0x1b0b0
387 /* Home Button */
388 MX6QDL_PAD_NANDF_D4__GPIO2_IO04 0x1b0b0
389 /* Back Button */
390 MX6QDL_PAD_NANDF_D2__GPIO2_IO02 0x1b0b0
391 /* Volume Up Button */
392 MX6QDL_PAD_GPIO_18__GPIO7_IO13 0x1b0b0
393 /* Volume Down Button */
394 MX6QDL_PAD_GPIO_19__GPIO4_IO05 0x1b0b0
395 >;
396 };
397
Troy Kisky1efa1262013-12-12 18:49:05 -0700398 pinctrl_i2c1: i2c1grp {
399 fsl,pins = <
400 MX6QDL_PAD_EIM_D21__I2C1_SCL 0x4001b8b1
401 MX6QDL_PAD_EIM_D28__I2C1_SDA 0x4001b8b1
402 >;
403 };
404
Eric Nelsond9515342014-12-02 15:37:16 -0700405 pinctrl_i2c2: i2c2grp {
406 fsl,pins = <
407 MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
408 MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
409 >;
410 };
411
Eric Nelson0a3e41f2014-12-02 15:37:18 -0700412 pinctrl_i2c3: i2c3grp {
413 fsl,pins = <
414 MX6QDL_PAD_GPIO_5__I2C3_SCL 0x4001b8b1
415 MX6QDL_PAD_GPIO_16__I2C3_SDA 0x4001b8b1
416 >;
417 };
418
Gary Bissond0ddcc52015-09-30 15:05:20 +0200419 pinctrl_j15: j15grp {
420 fsl,pins = <
421 MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK 0x10
422 MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 0x10
423 MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x10
424 MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 0x10
425 MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 0x10
426 MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 0x10
427 MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 0x10
428 MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 0x10
429 MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 0x10
430 MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 0x10
431 MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 0x10
432 MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 0x10
433 MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 0x10
434 MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 0x10
435 MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 0x10
436 MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 0x10
437 MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 0x10
438 MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 0x10
439 MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 0x10
440 MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 0x10
441 MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 0x10
442 MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 0x10
443 MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 0x10
444 MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 0x10
445 MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 0x10
446 MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 0x10
447 MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 0x10
448 MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 0x10
449 >;
450 };
451
Troy Kiskyf5ecc322013-12-16 18:12:59 -0700452 pinctrl_pwm1: pwm1grp {
453 fsl,pins = <
454 MX6QDL_PAD_SD1_DAT3__PWM1_OUT 0x1b0b1
455 >;
456 };
457
458 pinctrl_pwm3: pwm3grp {
459 fsl,pins = <
460 MX6QDL_PAD_SD1_DAT1__PWM3_OUT 0x1b0b1
461 >;
462 };
463
464 pinctrl_pwm4: pwm4grp {
465 fsl,pins = <
466 MX6QDL_PAD_SD1_CMD__PWM4_OUT 0x1b0b1
467 >;
468 };
469
Troy Kiskyda08d272013-12-12 18:49:06 -0700470 pinctrl_uart1: uart1grp {
471 fsl,pins = <
472 MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA 0x1b0b1
473 MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA 0x1b0b1
474 >;
475 };
476
Troy Kisky1efa1262013-12-12 18:49:05 -0700477 pinctrl_uart2: uart2grp {
478 fsl,pins = <
479 MX6QDL_PAD_EIM_D26__UART2_TX_DATA 0x1b0b1
480 MX6QDL_PAD_EIM_D27__UART2_RX_DATA 0x1b0b1
481 >;
482 };
483
484 pinctrl_usbotg: usbotggrp {
485 fsl,pins = <
486 MX6QDL_PAD_GPIO_1__USB_OTG_ID 0x17059
Troy Kiskyda5b1122013-12-16 18:13:02 -0700487 MX6QDL_PAD_KEY_COL4__USB_OTG_OC 0x1b0b0
Troy Kiskyd06d8782013-12-16 18:12:55 -0700488 /* power enable, high active */
489 MX6QDL_PAD_EIM_D22__GPIO3_IO22 0x000b0
Troy Kisky1efa1262013-12-12 18:49:05 -0700490 >;
491 };
492
493 pinctrl_usdhc3: usdhc3grp {
494 fsl,pins = <
495 MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059
496 MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059
497 MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
498 MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
499 MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
500 MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
Troy Kisky473f0fc2013-12-16 18:12:53 -0700501 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x1b0b0 /* CD */
502 MX6QDL_PAD_SD3_DAT4__GPIO7_IO01 0x1f0b0 /* WP */
Troy Kisky1efa1262013-12-12 18:49:05 -0700503 >;
504 };
505
506 pinctrl_usdhc4: usdhc4grp {
507 fsl,pins = <
508 MX6QDL_PAD_SD4_CMD__SD4_CMD 0x17059
509 MX6QDL_PAD_SD4_CLK__SD4_CLK 0x10059
510 MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17059
511 MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17059
512 MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17059
513 MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17059
Troy Kisky0e068422013-12-16 18:12:52 -0700514 MX6QDL_PAD_NANDF_D6__GPIO2_IO06 0x1b0b0 /* CD */
Troy Kisky1efa1262013-12-12 18:49:05 -0700515 >;
516 };
517 };
518};
519
Gary Bissond0ddcc52015-09-30 15:05:20 +0200520&ipu1_di0_disp0 {
521 remote-endpoint = <&lcd_display_in>;
522};
523
Troy Kisky1efa1262013-12-12 18:49:05 -0700524&ldb {
525 status = "okay";
526
527 lvds-channel@0 {
528 fsl,data-mapping = "spwg";
529 fsl,data-width = <18>;
530 status = "okay";
531
Eric Nelson4dc633e2015-05-19 08:50:16 -0700532 port@4 {
533 reg = <4>;
534
535 lvds0_out: endpoint {
536 remote-endpoint = <&panel_in>;
Troy Kisky1efa1262013-12-12 18:49:05 -0700537 };
538 };
539 };
540};
541
542&pcie {
543 status = "okay";
544};
545
Troy Kiskyf5ecc322013-12-16 18:12:59 -0700546&pwm1 {
547 pinctrl-names = "default";
548 pinctrl-0 = <&pinctrl_pwm1>;
549 status = "okay";
550};
551
552&pwm3 {
553 pinctrl-names = "default";
554 pinctrl-0 = <&pinctrl_pwm3>;
555 status = "okay";
556};
557
558&pwm4 {
559 pinctrl-names = "default";
560 pinctrl-0 = <&pinctrl_pwm4>;
561 status = "okay";
562};
563
Troy Kisky1efa1262013-12-12 18:49:05 -0700564&ssi1 {
Troy Kisky1efa1262013-12-12 18:49:05 -0700565 status = "okay";
566};
567
Troy Kiskyda08d272013-12-12 18:49:06 -0700568&uart1 {
569 pinctrl-names = "default";
570 pinctrl-0 = <&pinctrl_uart1>;
571 status = "okay";
572};
573
Troy Kisky1efa1262013-12-12 18:49:05 -0700574&uart2 {
575 pinctrl-names = "default";
576 pinctrl-0 = <&pinctrl_uart2>;
577 status = "okay";
578};
579
580&usbh1 {
581 status = "okay";
582};
583
584&usbotg {
585 vbus-supply = <&reg_usb_otg_vbus>;
586 pinctrl-names = "default";
587 pinctrl-0 = <&pinctrl_usbotg>;
588 disable-over-current;
589 status = "okay";
590};
591
592&usdhc3 {
593 pinctrl-names = "default";
594 pinctrl-0 = <&pinctrl_usdhc3>;
Dong Aisheng89c1a8cf2015-07-22 20:53:02 +0800595 cd-gpios = <&gpio7 0 GPIO_ACTIVE_LOW>;
596 wp-gpios = <&gpio7 1 GPIO_ACTIVE_HIGH>;
Troy Kisky1efa1262013-12-12 18:49:05 -0700597 vmmc-supply = <&reg_3p3v>;
598 status = "okay";
599};
600
601&usdhc4 {
602 pinctrl-names = "default";
603 pinctrl-0 = <&pinctrl_usdhc4>;
Dong Aisheng89c1a8cf2015-07-22 20:53:02 +0800604 cd-gpios = <&gpio2 6 GPIO_ACTIVE_LOW>;
Troy Kisky1efa1262013-12-12 18:49:05 -0700605 vmmc-supply = <&reg_3p3v>;
606 status = "okay";
607};