blob: e3bcc3f4dcb8426c4e5e487016417e0e43113666 [file] [log] [blame]
Mark Brownb83a3132011-05-11 19:59:58 +02001#ifndef __LINUX_REGMAP_H
2#define __LINUX_REGMAP_H
3
4/*
5 * Register map access API
6 *
7 * Copyright 2011 Wolfson Microelectronics plc
8 *
9 * Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
10 *
11 * This program is free software; you can redistribute it and/or modify
12 * it under the terms of the GNU General Public License version 2 as
13 * published by the Free Software Foundation.
14 */
15
Mark Brownb83a3132011-05-11 19:59:58 +020016#include <linux/list.h>
Krystian Garbaciak6863ca62012-06-15 11:23:56 +010017#include <linux/rbtree.h>
Mark Brownb83a3132011-05-11 19:59:58 +020018
Paul Gortmakerde477252011-05-26 13:46:22 -040019struct module;
Paul Gortmaker313162d2012-01-30 11:46:54 -050020struct device;
Mark Brown9943fa32011-06-20 19:02:29 +010021struct i2c_client;
Mark Browna676f082011-05-12 11:42:10 +020022struct spi_device;
Mark Brownb83d2ff2012-03-11 11:49:17 +000023struct regmap;
Krystian Garbaciak6863ca62012-06-15 11:23:56 +010024struct regmap_range_cfg;
Mark Brown9943fa32011-06-20 19:02:29 +010025
Dimitris Papastamos9fabe242011-09-19 14:34:00 +010026/* An enum of all the supported cache types */
27enum regcache_type {
28 REGCACHE_NONE,
Dimitris Papastamos28644c802011-09-19 14:34:02 +010029 REGCACHE_RBTREE,
Mark Brown50b776f2011-11-02 15:00:03 +000030 REGCACHE_COMPRESSED
Dimitris Papastamos9fabe242011-09-19 14:34:00 +010031};
32
Mark Browndd898b22011-07-20 22:28:58 +010033/**
Mark Brownbd20eb52011-08-19 18:09:38 +090034 * Default value for a register. We use an array of structs rather
35 * than a simple array as many modern devices have very sparse
36 * register maps.
37 *
38 * @reg: Register address.
39 * @def: Register default value.
40 */
41struct reg_default {
42 unsigned int reg;
43 unsigned int def;
44};
45
Mark Brownb83d2ff2012-03-11 11:49:17 +000046#ifdef CONFIG_REGMAP
47
Stephen Warren141eba22012-05-24 10:47:26 -060048enum regmap_endian {
49 /* Unspecified -> 0 -> Backwards compatible default */
50 REGMAP_ENDIAN_DEFAULT = 0,
51 REGMAP_ENDIAN_BIG,
52 REGMAP_ENDIAN_LITTLE,
53 REGMAP_ENDIAN_NATIVE,
54};
55
Mark Brownbd20eb52011-08-19 18:09:38 +090056/**
Mark Browndd898b22011-07-20 22:28:58 +010057 * Configuration for the register map of a device.
58 *
Stephen Warrend3c242e2012-04-04 15:48:29 -060059 * @name: Optional name of the regmap. Useful when a device has multiple
60 * register regions.
61 *
Mark Browndd898b22011-07-20 22:28:58 +010062 * @reg_bits: Number of bits in a register address, mandatory.
Stephen Warrenf01ee602012-04-09 13:40:24 -060063 * @reg_stride: The register address stride. Valid register addresses are a
64 * multiple of this value. If set to 0, a value of 1 will be
65 * used.
Mark Brown82159ba2012-01-18 10:52:25 +000066 * @pad_bits: Number of bits of padding between register and value.
Mark Browndd898b22011-07-20 22:28:58 +010067 * @val_bits: Number of bits in a register value, mandatory.
Mark Brown2e2ae662011-07-20 22:33:39 +010068 *
Mark Brown3566cc92011-08-09 10:23:22 +090069 * @writeable_reg: Optional callback returning true if the register
70 * can be written to.
71 * @readable_reg: Optional callback returning true if the register
72 * can be read from.
73 * @volatile_reg: Optional callback returning true if the register
74 * value can't be cached.
75 * @precious_reg: Optional callback returning true if the rgister
76 * should not be read outside of a call from the driver
77 * (eg, a clear on read interrupt status register).
Mark Brownbd20eb52011-08-19 18:09:38 +090078 *
79 * @max_register: Optional, specifies the maximum valid register index.
80 * @reg_defaults: Power on reset values for registers (for use with
81 * register cache support).
82 * @num_reg_defaults: Number of elements in reg_defaults.
Lars-Peter Clausen6f306442011-09-05 20:46:32 +020083 *
84 * @read_flag_mask: Mask to be set in the top byte of the register when doing
85 * a read.
86 * @write_flag_mask: Mask to be set in the top byte of the register when doing
87 * a write. If both read_flag_mask and write_flag_mask are
88 * empty the regmap_bus default masks are used.
Ashish Jangam2e33caf2012-04-30 23:23:40 +010089 * @use_single_rw: If set, converts the bulk read and write operations into
90 * a series of single read and write operations. This is useful
91 * for device that does not support bulk read and write.
Dimitris Papastamos9fabe242011-09-19 14:34:00 +010092 *
93 * @cache_type: The actual cache type.
94 * @reg_defaults_raw: Power on reset values for registers (for use with
95 * register cache support).
96 * @num_reg_defaults_raw: Number of elements in reg_defaults_raw.
Stephen Warren141eba22012-05-24 10:47:26 -060097 * @reg_format_endian: Endianness for formatted register addresses. If this is
98 * DEFAULT, the @reg_format_endian_default value from the
99 * regmap bus is used.
100 * @val_format_endian: Endianness for formatted register values. If this is
101 * DEFAULT, the @reg_format_endian_default value from the
102 * regmap bus is used.
Krystian Garbaciak6863ca62012-06-15 11:23:56 +0100103 *
104 * @ranges: Array of configuration entries for virtual address ranges.
105 * @num_ranges: Number of range configuration entries.
Mark Browndd898b22011-07-20 22:28:58 +0100106 */
Mark Brownb83a3132011-05-11 19:59:58 +0200107struct regmap_config {
Stephen Warrend3c242e2012-04-04 15:48:29 -0600108 const char *name;
109
Mark Brownb83a3132011-05-11 19:59:58 +0200110 int reg_bits;
Stephen Warrenf01ee602012-04-09 13:40:24 -0600111 int reg_stride;
Mark Brown82159ba2012-01-18 10:52:25 +0000112 int pad_bits;
Mark Brownb83a3132011-05-11 19:59:58 +0200113 int val_bits;
Mark Brown2e2ae662011-07-20 22:33:39 +0100114
Mark Brown2e2ae662011-07-20 22:33:39 +0100115 bool (*writeable_reg)(struct device *dev, unsigned int reg);
116 bool (*readable_reg)(struct device *dev, unsigned int reg);
117 bool (*volatile_reg)(struct device *dev, unsigned int reg);
Mark Brown18694882011-08-08 15:40:22 +0900118 bool (*precious_reg)(struct device *dev, unsigned int reg);
Mark Brownbd20eb52011-08-19 18:09:38 +0900119
120 unsigned int max_register;
Lars-Peter Clausen720e4612011-11-16 16:28:17 +0100121 const struct reg_default *reg_defaults;
Dimitris Papastamos9fabe242011-09-19 14:34:00 +0100122 unsigned int num_reg_defaults;
123 enum regcache_type cache_type;
124 const void *reg_defaults_raw;
125 unsigned int num_reg_defaults_raw;
Lars-Peter Clausen6f306442011-09-05 20:46:32 +0200126
127 u8 read_flag_mask;
128 u8 write_flag_mask;
Ashish Jangam2e33caf2012-04-30 23:23:40 +0100129
130 bool use_single_rw;
Stephen Warren141eba22012-05-24 10:47:26 -0600131
132 enum regmap_endian reg_format_endian;
133 enum regmap_endian val_format_endian;
Mark Brown38e23192012-07-22 19:26:07 +0100134
Krystian Garbaciak6863ca62012-06-15 11:23:56 +0100135 const struct regmap_range_cfg *ranges;
136 unsigned int n_ranges;
137};
138
139/**
140 * Configuration for indirectly accessed or paged registers.
141 * Registers, mapped to this virtual range, are accessed in two steps:
142 * 1. page selector register update;
143 * 2. access through data window registers.
144 *
145 * @range_min: Address of the lowest register address in virtual range.
146 * @range_max: Address of the highest register in virtual range.
147 *
148 * @page_sel_reg: Register with selector field.
149 * @page_sel_mask: Bit shift for selector value.
150 * @page_sel_shift: Bit mask for selector value.
151 *
152 * @window_start: Address of first (lowest) register in data window.
153 * @window_len: Number of registers in data window.
154 */
155struct regmap_range_cfg {
156 /* Registers of virtual address range */
157 unsigned int range_min;
158 unsigned int range_max;
159
160 /* Page selector for indirect addressing */
161 unsigned int selector_reg;
162 unsigned int selector_mask;
163 int selector_shift;
164
165 /* Data window (per each page) */
166 unsigned int window_start;
167 unsigned int window_len;
Mark Brownb83a3132011-05-11 19:59:58 +0200168};
169
Stephen Warren0135bbc2012-04-04 15:48:30 -0600170typedef int (*regmap_hw_write)(void *context, const void *data,
Mark Brownb83a3132011-05-11 19:59:58 +0200171 size_t count);
Stephen Warren0135bbc2012-04-04 15:48:30 -0600172typedef int (*regmap_hw_gather_write)(void *context,
Mark Brownb83a3132011-05-11 19:59:58 +0200173 const void *reg, size_t reg_len,
174 const void *val, size_t val_len);
Stephen Warren0135bbc2012-04-04 15:48:30 -0600175typedef int (*regmap_hw_read)(void *context,
Mark Brownb83a3132011-05-11 19:59:58 +0200176 const void *reg_buf, size_t reg_size,
177 void *val_buf, size_t val_size);
Stephen Warren0135bbc2012-04-04 15:48:30 -0600178typedef void (*regmap_hw_free_context)(void *context);
Mark Brownb83a3132011-05-11 19:59:58 +0200179
180/**
181 * Description of a hardware bus for the register map infrastructure.
182 *
Stephen Warrenbacdbe02012-04-04 15:48:28 -0600183 * @fast_io: Register IO is fast. Use a spinlock instead of a mutex
184 * to perform locking.
Mark Brownb83a3132011-05-11 19:59:58 +0200185 * @write: Write operation.
186 * @gather_write: Write operation with split register/value, return -ENOTSUPP
187 * if not implemented on a given device.
188 * @read: Read operation. Data is returned in the buffer used to transmit
189 * data.
Mark Brownb83a3132011-05-11 19:59:58 +0200190 * @read_flag_mask: Mask to be set in the top byte of the register when doing
191 * a read.
Stephen Warren141eba22012-05-24 10:47:26 -0600192 * @reg_format_endian_default: Default endianness for formatted register
193 * addresses. Used when the regmap_config specifies DEFAULT. If this is
194 * DEFAULT, BIG is assumed.
195 * @val_format_endian_default: Default endianness for formatted register
196 * values. Used when the regmap_config specifies DEFAULT. If this is
197 * DEFAULT, BIG is assumed.
Mark Brownb83a3132011-05-11 19:59:58 +0200198 */
199struct regmap_bus {
Stephen Warrenbacdbe02012-04-04 15:48:28 -0600200 bool fast_io;
Mark Brownb83a3132011-05-11 19:59:58 +0200201 regmap_hw_write write;
202 regmap_hw_gather_write gather_write;
203 regmap_hw_read read;
Stephen Warren0135bbc2012-04-04 15:48:30 -0600204 regmap_hw_free_context free_context;
Mark Brownb83a3132011-05-11 19:59:58 +0200205 u8 read_flag_mask;
Stephen Warren141eba22012-05-24 10:47:26 -0600206 enum regmap_endian reg_format_endian_default;
207 enum regmap_endian val_format_endian_default;
Mark Brownb83a3132011-05-11 19:59:58 +0200208};
209
210struct regmap *regmap_init(struct device *dev,
211 const struct regmap_bus *bus,
Stephen Warren0135bbc2012-04-04 15:48:30 -0600212 void *bus_context,
Mark Brownb83a3132011-05-11 19:59:58 +0200213 const struct regmap_config *config);
Mark Brown9943fa32011-06-20 19:02:29 +0100214struct regmap *regmap_init_i2c(struct i2c_client *i2c,
215 const struct regmap_config *config);
Mark Browna676f082011-05-12 11:42:10 +0200216struct regmap *regmap_init_spi(struct spi_device *dev,
217 const struct regmap_config *config);
Stephen Warren45f5ff82012-04-04 15:48:31 -0600218struct regmap *regmap_init_mmio(struct device *dev,
219 void __iomem *regs,
220 const struct regmap_config *config);
Mark Browna676f082011-05-12 11:42:10 +0200221
Mark Brownc0eb4672012-01-30 19:56:52 +0000222struct regmap *devm_regmap_init(struct device *dev,
223 const struct regmap_bus *bus,
Stephen Warren0135bbc2012-04-04 15:48:30 -0600224 void *bus_context,
Mark Brownc0eb4672012-01-30 19:56:52 +0000225 const struct regmap_config *config);
226struct regmap *devm_regmap_init_i2c(struct i2c_client *i2c,
227 const struct regmap_config *config);
228struct regmap *devm_regmap_init_spi(struct spi_device *dev,
229 const struct regmap_config *config);
Stephen Warren45f5ff82012-04-04 15:48:31 -0600230struct regmap *devm_regmap_init_mmio(struct device *dev,
231 void __iomem *regs,
232 const struct regmap_config *config);
Mark Brownc0eb4672012-01-30 19:56:52 +0000233
Mark Brownb83a3132011-05-11 19:59:58 +0200234void regmap_exit(struct regmap *map);
Mark Brownbf315172011-12-03 17:06:20 +0000235int regmap_reinit_cache(struct regmap *map,
236 const struct regmap_config *config);
Mark Brown72b39f62012-05-08 17:44:40 +0100237struct regmap *dev_get_regmap(struct device *dev, const char *name);
Mark Brownb83a3132011-05-11 19:59:58 +0200238int regmap_write(struct regmap *map, unsigned int reg, unsigned int val);
239int regmap_raw_write(struct regmap *map, unsigned int reg,
240 const void *val, size_t val_len);
Laxman Dewangan8eaeb212012-02-12 19:49:43 +0530241int regmap_bulk_write(struct regmap *map, unsigned int reg, const void *val,
242 size_t val_count);
Mark Brownb83a3132011-05-11 19:59:58 +0200243int regmap_read(struct regmap *map, unsigned int reg, unsigned int *val);
244int regmap_raw_read(struct regmap *map, unsigned int reg,
245 void *val, size_t val_len);
246int regmap_bulk_read(struct regmap *map, unsigned int reg, void *val,
247 size_t val_count);
248int regmap_update_bits(struct regmap *map, unsigned int reg,
249 unsigned int mask, unsigned int val);
Mark Brown018690d2011-11-29 20:10:36 +0000250int regmap_update_bits_check(struct regmap *map, unsigned int reg,
251 unsigned int mask, unsigned int val,
252 bool *change);
Mark Browna6539c32012-02-17 14:20:14 -0800253int regmap_get_val_bytes(struct regmap *map);
Mark Brownb83a3132011-05-11 19:59:58 +0200254
Mark Brown39a58432011-09-19 18:21:49 +0100255int regcache_sync(struct regmap *map);
Mark Brown4d4cfd12012-02-23 20:53:37 +0000256int regcache_sync_region(struct regmap *map, unsigned int min,
257 unsigned int max);
Mark Brown92afb282011-09-19 18:22:14 +0100258void regcache_cache_only(struct regmap *map, bool enable);
Dimitris Papastamos6eb0f5e2011-09-29 14:36:27 +0100259void regcache_cache_bypass(struct regmap *map, bool enable);
Mark Brown8ae0d7e2011-10-26 10:34:22 +0200260void regcache_mark_dirty(struct regmap *map);
Mark Brown92afb282011-09-19 18:22:14 +0100261
Mark Brown22f0d902012-01-21 12:01:14 +0000262int regmap_register_patch(struct regmap *map, const struct reg_default *regs,
263 int num_regs);
264
Mark Brownf8beab22011-10-28 23:50:49 +0200265/**
266 * Description of an IRQ for the generic regmap irq_chip.
267 *
268 * @reg_offset: Offset of the status/mask register within the bank
269 * @mask: Mask used to flag/control the register.
270 */
271struct regmap_irq {
272 unsigned int reg_offset;
273 unsigned int mask;
274};
275
276/**
277 * Description of a generic regmap irq_chip. This is not intended to
278 * handle every possible interrupt controller, but it should handle a
279 * substantial proportion of those that are found in the wild.
280 *
281 * @name: Descriptive name for IRQ controller.
282 *
283 * @status_base: Base status register address.
284 * @mask_base: Base mask register address.
285 * @ack_base: Base ack address. If zero then the chip is clear on read.
Mark Browna43fd502012-06-05 14:34:03 +0100286 * @wake_base: Base address for wake enables. If zero unsupported.
Graeme Gregory022f926a2012-05-14 22:40:43 +0900287 * @irq_reg_stride: Stride to use for chips where registers are not contiguous.
Mark Brown0c00c502012-07-24 15:41:19 +0100288 * @runtime_pm: Hold a runtime PM lock on the device when accessing it.
Mark Brownf8beab22011-10-28 23:50:49 +0200289 *
290 * @num_regs: Number of registers in each control bank.
291 * @irqs: Descriptors for individual IRQs. Interrupt numbers are
292 * assigned based on the index in the array of the interrupt.
293 * @num_irqs: Number of descriptors.
294 */
295struct regmap_irq_chip {
296 const char *name;
297
298 unsigned int status_base;
299 unsigned int mask_base;
300 unsigned int ack_base;
Mark Browna43fd502012-06-05 14:34:03 +0100301 unsigned int wake_base;
Graeme Gregory022f926a2012-05-14 22:40:43 +0900302 unsigned int irq_reg_stride;
Xiaofan Tian36ac9142012-08-30 17:03:35 +0800303 unsigned int mask_invert;
Mark Brown0c00c502012-07-24 15:41:19 +0100304 bool runtime_pm;
Mark Brownf8beab22011-10-28 23:50:49 +0200305
306 int num_regs;
307
308 const struct regmap_irq *irqs;
309 int num_irqs;
310};
311
312struct regmap_irq_chip_data;
313
314int regmap_add_irq_chip(struct regmap *map, int irq, int irq_flags,
Mark Brownb026ddb2012-05-31 21:01:46 +0100315 int irq_base, const struct regmap_irq_chip *chip,
Mark Brownf8beab22011-10-28 23:50:49 +0200316 struct regmap_irq_chip_data **data);
317void regmap_del_irq_chip(int irq, struct regmap_irq_chip_data *data);
Mark Brown209a6002011-12-05 16:10:15 +0000318int regmap_irq_chip_get_base(struct regmap_irq_chip_data *data);
Mark Brown4af8be62012-05-13 10:59:56 +0100319int regmap_irq_get_virq(struct regmap_irq_chip_data *data, int irq);
Mark Brownb83a3132011-05-11 19:59:58 +0200320
Mark Brown9cde5fc2012-02-17 14:49:51 -0800321#else
322
323/*
324 * These stubs should only ever be called by generic code which has
325 * regmap based facilities, if they ever get called at runtime
326 * something is going wrong and something probably needs to select
327 * REGMAP.
328 */
329
330static inline int regmap_write(struct regmap *map, unsigned int reg,
331 unsigned int val)
332{
333 WARN_ONCE(1, "regmap API is disabled");
334 return -EINVAL;
335}
336
337static inline int regmap_raw_write(struct regmap *map, unsigned int reg,
338 const void *val, size_t val_len)
339{
340 WARN_ONCE(1, "regmap API is disabled");
341 return -EINVAL;
342}
343
344static inline int regmap_bulk_write(struct regmap *map, unsigned int reg,
345 const void *val, size_t val_count)
346{
347 WARN_ONCE(1, "regmap API is disabled");
348 return -EINVAL;
349}
350
351static inline int regmap_read(struct regmap *map, unsigned int reg,
352 unsigned int *val)
353{
354 WARN_ONCE(1, "regmap API is disabled");
355 return -EINVAL;
356}
357
358static inline int regmap_raw_read(struct regmap *map, unsigned int reg,
359 void *val, size_t val_len)
360{
361 WARN_ONCE(1, "regmap API is disabled");
362 return -EINVAL;
363}
364
365static inline int regmap_bulk_read(struct regmap *map, unsigned int reg,
366 void *val, size_t val_count)
367{
368 WARN_ONCE(1, "regmap API is disabled");
369 return -EINVAL;
370}
371
372static inline int regmap_update_bits(struct regmap *map, unsigned int reg,
373 unsigned int mask, unsigned int val)
374{
375 WARN_ONCE(1, "regmap API is disabled");
376 return -EINVAL;
377}
378
379static inline int regmap_update_bits_check(struct regmap *map,
380 unsigned int reg,
381 unsigned int mask, unsigned int val,
382 bool *change)
383{
384 WARN_ONCE(1, "regmap API is disabled");
385 return -EINVAL;
386}
387
388static inline int regmap_get_val_bytes(struct regmap *map)
389{
390 WARN_ONCE(1, "regmap API is disabled");
391 return -EINVAL;
392}
393
394static inline int regcache_sync(struct regmap *map)
395{
396 WARN_ONCE(1, "regmap API is disabled");
397 return -EINVAL;
398}
399
Mark Browna313f9f2012-02-23 19:49:43 +0000400static inline int regcache_sync_region(struct regmap *map, unsigned int min,
401 unsigned int max)
402{
403 WARN_ONCE(1, "regmap API is disabled");
404 return -EINVAL;
405}
406
Mark Brown9cde5fc2012-02-17 14:49:51 -0800407static inline void regcache_cache_only(struct regmap *map, bool enable)
408{
409 WARN_ONCE(1, "regmap API is disabled");
410}
411
412static inline void regcache_cache_bypass(struct regmap *map, bool enable)
413{
414 WARN_ONCE(1, "regmap API is disabled");
415}
416
417static inline void regcache_mark_dirty(struct regmap *map)
418{
419 WARN_ONCE(1, "regmap API is disabled");
420}
421
422static inline int regmap_register_patch(struct regmap *map,
423 const struct reg_default *regs,
424 int num_regs)
425{
426 WARN_ONCE(1, "regmap API is disabled");
427 return -EINVAL;
428}
429
Mark Brown72b39f62012-05-08 17:44:40 +0100430static inline struct regmap *dev_get_regmap(struct device *dev,
431 const char *name)
432{
Mark Brown72b39f62012-05-08 17:44:40 +0100433 return NULL;
434}
435
Mark Brown9cde5fc2012-02-17 14:49:51 -0800436#endif
437
Mark Brownb83a3132011-05-11 19:59:58 +0200438#endif