blob: aa32fecd1d345f9a681ca3ceaaa4b7d680f103fd [file] [log] [blame]
Robert P. J. Day96532ba2008-02-03 15:06:26 +02001#ifndef _LINUX_DMA_MAPPING_H
2#define _LINUX_DMA_MAPPING_H
Linus Torvalds1da177e2005-04-16 15:20:36 -07003
4#include <linux/device.h>
5#include <linux/err.h>
FUJITA Tomonorif0402a22009-01-05 23:59:01 +09006#include <linux/dma-attrs.h>
Alexey Dobriyanb7f080c2011-06-16 11:01:34 +00007#include <linux/dma-direction.h>
FUJITA Tomonorif0402a22009-01-05 23:59:01 +09008#include <linux/scatterlist.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -07009
FUJITA Tomonorif0402a22009-01-05 23:59:01 +090010struct dma_map_ops {
11 void* (*alloc_coherent)(struct device *dev, size_t size,
12 dma_addr_t *dma_handle, gfp_t gfp);
13 void (*free_coherent)(struct device *dev, size_t size,
14 void *vaddr, dma_addr_t dma_handle);
15 dma_addr_t (*map_page)(struct device *dev, struct page *page,
16 unsigned long offset, size_t size,
17 enum dma_data_direction dir,
18 struct dma_attrs *attrs);
19 void (*unmap_page)(struct device *dev, dma_addr_t dma_handle,
20 size_t size, enum dma_data_direction dir,
21 struct dma_attrs *attrs);
22 int (*map_sg)(struct device *dev, struct scatterlist *sg,
23 int nents, enum dma_data_direction dir,
24 struct dma_attrs *attrs);
25 void (*unmap_sg)(struct device *dev,
26 struct scatterlist *sg, int nents,
27 enum dma_data_direction dir,
28 struct dma_attrs *attrs);
29 void (*sync_single_for_cpu)(struct device *dev,
30 dma_addr_t dma_handle, size_t size,
31 enum dma_data_direction dir);
32 void (*sync_single_for_device)(struct device *dev,
33 dma_addr_t dma_handle, size_t size,
34 enum dma_data_direction dir);
FUJITA Tomonorif0402a22009-01-05 23:59:01 +090035 void (*sync_sg_for_cpu)(struct device *dev,
36 struct scatterlist *sg, int nents,
37 enum dma_data_direction dir);
38 void (*sync_sg_for_device)(struct device *dev,
39 struct scatterlist *sg, int nents,
40 enum dma_data_direction dir);
41 int (*mapping_error)(struct device *dev, dma_addr_t dma_addr);
42 int (*dma_supported)(struct device *dev, u64 mask);
FUJITA Tomonorif726f30e2009-08-04 19:08:24 +000043 int (*set_dma_mask)(struct device *dev, u64 mask);
Milton Miller3a8f7552011-06-24 09:05:23 +000044#ifdef ARCH_HAS_DMA_GET_REQUIRED_MASK
45 u64 (*get_required_mask)(struct device *dev);
46#endif
FUJITA Tomonorif0402a22009-01-05 23:59:01 +090047 int is_phys;
48};
49
Andrew Morton8f286c32007-10-18 03:05:07 -070050#define DMA_BIT_MASK(n) (((n) == 64) ? ~0ULL : ((1ULL<<(n))-1))
Borislav Petkov34c65382007-10-18 03:05:06 -070051
James Bottomley32e8f702007-10-16 01:23:55 -070052#define DMA_MASK_NONE 0x0ULL
53
Rolf Eike Beerd6bd3a32006-09-29 01:59:48 -070054static inline int valid_dma_direction(int dma_direction)
55{
56 return ((dma_direction == DMA_BIDIRECTIONAL) ||
57 (dma_direction == DMA_TO_DEVICE) ||
58 (dma_direction == DMA_FROM_DEVICE));
59}
60
James Bottomley32e8f702007-10-16 01:23:55 -070061static inline int is_device_dma_capable(struct device *dev)
62{
63 return dev->dma_mask != NULL && *dev->dma_mask != DMA_MASK_NONE;
64}
65
Dan Williams1b0fac42007-07-15 23:40:26 -070066#ifdef CONFIG_HAS_DMA
Linus Torvalds1da177e2005-04-16 15:20:36 -070067#include <asm/dma-mapping.h>
Dan Williams1b0fac42007-07-15 23:40:26 -070068#else
69#include <asm-generic/dma-mapping-broken.h>
70#endif
Linus Torvalds1da177e2005-04-16 15:20:36 -070071
FUJITA Tomonori589fc9a2008-09-12 19:42:34 +090072static inline u64 dma_get_mask(struct device *dev)
73{
FUJITA Tomonori07a2c012008-09-19 02:02:05 +090074 if (dev && dev->dma_mask && *dev->dma_mask)
FUJITA Tomonori589fc9a2008-09-12 19:42:34 +090075 return *dev->dma_mask;
Yang Hongyang284901a2009-04-06 19:01:15 -070076 return DMA_BIT_MASK(32);
FUJITA Tomonori589fc9a2008-09-12 19:42:34 +090077}
78
FUJITA Tomonori710224f2010-09-22 13:04:55 -070079#ifdef ARCH_HAS_DMA_SET_COHERENT_MASK
80int dma_set_coherent_mask(struct device *dev, u64 mask);
81#else
FUJITA Tomonori6a1961f2010-03-10 15:23:39 -080082static inline int dma_set_coherent_mask(struct device *dev, u64 mask)
83{
84 if (!dma_supported(dev, mask))
85 return -EIO;
86 dev->coherent_dma_mask = mask;
87 return 0;
88}
FUJITA Tomonori710224f2010-09-22 13:04:55 -070089#endif
FUJITA Tomonori6a1961f2010-03-10 15:23:39 -080090
Linus Torvalds1da177e2005-04-16 15:20:36 -070091extern u64 dma_get_required_mask(struct device *dev);
92
FUJITA Tomonori6b7b6512008-02-04 22:27:55 -080093static inline unsigned int dma_get_max_seg_size(struct device *dev)
94{
95 return dev->dma_parms ? dev->dma_parms->max_segment_size : 65536;
96}
97
98static inline unsigned int dma_set_max_seg_size(struct device *dev,
99 unsigned int size)
100{
101 if (dev->dma_parms) {
102 dev->dma_parms->max_segment_size = size;
103 return 0;
104 } else
105 return -EIO;
106}
107
FUJITA Tomonorid22a6962008-02-04 22:28:13 -0800108static inline unsigned long dma_get_seg_boundary(struct device *dev)
109{
110 return dev->dma_parms ?
111 dev->dma_parms->segment_boundary_mask : 0xffffffff;
112}
113
114static inline int dma_set_seg_boundary(struct device *dev, unsigned long mask)
115{
116 if (dev->dma_parms) {
117 dev->dma_parms->segment_boundary_mask = mask;
118 return 0;
119 } else
120 return -EIO;
121}
122
Heiko Carstense259f192010-08-13 09:39:18 +0200123#ifdef CONFIG_HAS_DMA
FUJITA Tomonori4565f012010-08-10 18:03:22 -0700124static inline int dma_get_cache_alignment(void)
125{
126#ifdef ARCH_DMA_MINALIGN
127 return ARCH_DMA_MINALIGN;
128#endif
129 return 1;
130}
Heiko Carstense259f192010-08-13 09:39:18 +0200131#endif
FUJITA Tomonori4565f012010-08-10 18:03:22 -0700132
Linus Torvalds1da177e2005-04-16 15:20:36 -0700133/* flags for the coherent memory api */
134#define DMA_MEMORY_MAP 0x01
135#define DMA_MEMORY_IO 0x02
136#define DMA_MEMORY_INCLUDES_CHILDREN 0x04
137#define DMA_MEMORY_EXCLUSIVE 0x08
138
139#ifndef ARCH_HAS_DMA_DECLARE_COHERENT_MEMORY
140static inline int
141dma_declare_coherent_memory(struct device *dev, dma_addr_t bus_addr,
142 dma_addr_t device_addr, size_t size, int flags)
143{
144 return 0;
145}
146
147static inline void
148dma_release_declared_memory(struct device *dev)
149{
150}
151
152static inline void *
153dma_mark_declared_memory_occupied(struct device *dev,
154 dma_addr_t device_addr, size_t size)
155{
156 return ERR_PTR(-EBUSY);
157}
158#endif
159
Tejun Heo9ac78492007-01-20 16:00:26 +0900160/*
161 * Managed DMA API
162 */
163extern void *dmam_alloc_coherent(struct device *dev, size_t size,
164 dma_addr_t *dma_handle, gfp_t gfp);
165extern void dmam_free_coherent(struct device *dev, size_t size, void *vaddr,
166 dma_addr_t dma_handle);
167extern void *dmam_alloc_noncoherent(struct device *dev, size_t size,
168 dma_addr_t *dma_handle, gfp_t gfp);
169extern void dmam_free_noncoherent(struct device *dev, size_t size, void *vaddr,
170 dma_addr_t dma_handle);
171#ifdef ARCH_HAS_DMA_DECLARE_COHERENT_MEMORY
172extern int dmam_declare_coherent_memory(struct device *dev, dma_addr_t bus_addr,
173 dma_addr_t device_addr, size_t size,
174 int flags);
175extern void dmam_release_declared_memory(struct device *dev);
176#else /* ARCH_HAS_DMA_DECLARE_COHERENT_MEMORY */
177static inline int dmam_declare_coherent_memory(struct device *dev,
178 dma_addr_t bus_addr, dma_addr_t device_addr,
179 size_t size, gfp_t gfp)
180{
181 return 0;
182}
183
184static inline void dmam_release_declared_memory(struct device *dev)
185{
186}
187#endif /* ARCH_HAS_DMA_DECLARE_COHERENT_MEMORY */
188
Arthur Kepner74bc7ce2008-04-29 01:00:30 -0700189#ifndef CONFIG_HAVE_DMA_ATTRS
190struct dma_attrs;
191
192#define dma_map_single_attrs(dev, cpu_addr, size, dir, attrs) \
193 dma_map_single(dev, cpu_addr, size, dir)
194
195#define dma_unmap_single_attrs(dev, dma_addr, size, dir, attrs) \
196 dma_unmap_single(dev, dma_addr, size, dir)
197
198#define dma_map_sg_attrs(dev, sgl, nents, dir, attrs) \
199 dma_map_sg(dev, sgl, nents, dir)
200
201#define dma_unmap_sg_attrs(dev, sgl, nents, dir, attrs) \
202 dma_unmap_sg(dev, sgl, nents, dir)
203
204#endif /* CONFIG_HAVE_DMA_ATTRS */
205
FUJITA Tomonori0acedc12010-03-10 15:23:31 -0800206#ifdef CONFIG_NEED_DMA_MAP_STATE
207#define DEFINE_DMA_UNMAP_ADDR(ADDR_NAME) dma_addr_t ADDR_NAME
208#define DEFINE_DMA_UNMAP_LEN(LEN_NAME) __u32 LEN_NAME
209#define dma_unmap_addr(PTR, ADDR_NAME) ((PTR)->ADDR_NAME)
210#define dma_unmap_addr_set(PTR, ADDR_NAME, VAL) (((PTR)->ADDR_NAME) = (VAL))
211#define dma_unmap_len(PTR, LEN_NAME) ((PTR)->LEN_NAME)
212#define dma_unmap_len_set(PTR, LEN_NAME, VAL) (((PTR)->LEN_NAME) = (VAL))
213#else
214#define DEFINE_DMA_UNMAP_ADDR(ADDR_NAME)
215#define DEFINE_DMA_UNMAP_LEN(LEN_NAME)
216#define dma_unmap_addr(PTR, ADDR_NAME) (0)
217#define dma_unmap_addr_set(PTR, ADDR_NAME, VAL) do { } while (0)
218#define dma_unmap_len(PTR, LEN_NAME) (0)
219#define dma_unmap_len_set(PTR, LEN_NAME, VAL) do { } while (0)
220#endif
221
Linus Torvalds1da177e2005-04-16 15:20:36 -0700222#endif