Imran Khan | 04f0831 | 2017-03-30 15:07:43 +0530 | [diff] [blame] | 1 | /* Copyright (c) 2017, The Linux Foundation. All rights reserved. |
| 2 | * |
| 3 | * This program is free software; you can redistribute it and/or modify |
| 4 | * it under the terms of the GNU General Public License version 2 and |
| 5 | * only version 2 as published by the Free Software Foundation. |
| 6 | * |
| 7 | * This program is distributed in the hope that it will be useful, |
| 8 | * but WITHOUT ANY WARRANTY; without even the implied warranty of |
| 9 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
| 10 | * GNU General Public License for more details. |
| 11 | */ |
| 12 | |
| 13 | #include "skeleton64.dtsi" |
| 14 | #include <dt-bindings/interrupt-controller/arm-gic.h> |
Odelu Kukatla | 1fe3a22 | 2017-06-01 16:24:59 +0530 | [diff] [blame] | 15 | #include <dt-bindings/clock/qcom,gcc-sdm845.h> |
| 16 | #include <dt-bindings/clock/qcom,camcc-sdm845.h> |
| 17 | #include <dt-bindings/clock/qcom,dispcc-sdm845.h> |
| 18 | #include <dt-bindings/clock/qcom,gpucc-sdm845.h> |
| 19 | #include <dt-bindings/clock/qcom,videocc-sdm845.h> |
| 20 | #include <dt-bindings/clock/qcom,cpucc-sdm845.h> |
| 21 | #include <dt-bindings/clock/qcom,rpmh.h> |
Maulik Shah | c77d1d2 | 2017-06-15 14:04:50 +0530 | [diff] [blame] | 22 | #include <dt-bindings/soc/qcom,tcs-mbox.h> |
Tirupathi Reddy | 0cfe208 | 2017-06-08 14:24:13 +0530 | [diff] [blame] | 23 | #include <dt-bindings/regulator/qcom,rpmh-regulator.h> |
Imran Khan | 04f0831 | 2017-03-30 15:07:43 +0530 | [diff] [blame] | 24 | |
| 25 | / { |
| 26 | model = "Qualcomm Technologies, Inc. SDM670"; |
| 27 | compatible = "qcom,sdm670"; |
| 28 | qcom,msm-id = <336 0x0>; |
| 29 | interrupt-parent = <&intc>; |
| 30 | |
Sayali Lokhande | 099af9c | 2017-06-08 10:18:29 +0530 | [diff] [blame] | 31 | aliases { |
| 32 | ufshc1 = &ufshc_mem; /* Embedded UFS slot */ |
| 33 | }; |
Imran Khan | 04f0831 | 2017-03-30 15:07:43 +0530 | [diff] [blame] | 34 | |
| 35 | cpus { |
| 36 | #address-cells = <2>; |
| 37 | #size-cells = <0>; |
| 38 | |
| 39 | CPU0: cpu@0 { |
| 40 | device_type = "cpu"; |
| 41 | compatible = "arm,armv8"; |
| 42 | reg = <0x0 0x0>; |
| 43 | enable-method = "psci"; |
| 44 | efficiency = <1024>; |
| 45 | cache-size = <0x8000>; |
| 46 | cpu-release-addr = <0x0 0x90000000>; |
| 47 | next-level-cache = <&L2_0>; |
| 48 | L2_0: l2-cache { |
| 49 | compatible = "arm,arch-cache"; |
| 50 | cache-size = <0x20000>; |
| 51 | cache-level = <2>; |
| 52 | next-level-cache = <&L3_0>; |
| 53 | L3_0: l3-cache { |
| 54 | compatible = "arm,arch-cache"; |
| 55 | cache-size = <0x100000>; |
| 56 | cache-level = <3>; |
| 57 | }; |
| 58 | }; |
| 59 | L1_I_0: l1-icache { |
| 60 | compatible = "arm,arch-cache"; |
| 61 | qcom,dump-size = <0x9000>; |
| 62 | }; |
| 63 | L1_D_0: l1-dcache { |
| 64 | compatible = "arm,arch-cache"; |
| 65 | qcom,dump-size = <0x9000>; |
| 66 | }; |
| 67 | }; |
| 68 | |
| 69 | CPU1: cpu@100 { |
| 70 | device_type = "cpu"; |
| 71 | compatible = "arm,armv8"; |
| 72 | reg = <0x0 0x100>; |
| 73 | enable-method = "psci"; |
| 74 | efficiency = <1024>; |
| 75 | cache-size = <0x8000>; |
| 76 | cpu-release-addr = <0x0 0x90000000>; |
| 77 | next-level-cache = <&L2_100>; |
| 78 | L2_100: l2-cache { |
| 79 | compatible = "arm,arch-cache"; |
| 80 | cache-size = <0x20000>; |
| 81 | cache-level = <2>; |
| 82 | next-level-cache = <&L3_0>; |
| 83 | }; |
| 84 | L1_I_100: l1-icache { |
| 85 | compatible = "arm,arch-cache"; |
| 86 | qcom,dump-size = <0x9000>; |
| 87 | }; |
| 88 | L1_D_100: l1-dcache { |
| 89 | compatible = "arm,arch-cache"; |
| 90 | qcom,dump-size = <0x9000>; |
| 91 | }; |
| 92 | }; |
| 93 | |
| 94 | CPU2: cpu@200 { |
| 95 | device_type = "cpu"; |
| 96 | compatible = "arm,armv8"; |
| 97 | reg = <0x0 0x200>; |
| 98 | enable-method = "psci"; |
| 99 | efficiency = <1024>; |
| 100 | cache-size = <0x8000>; |
| 101 | cpu-release-addr = <0x0 0x90000000>; |
| 102 | next-level-cache = <&L2_200>; |
| 103 | L2_200: l2-cache { |
| 104 | compatible = "arm,arch-cache"; |
| 105 | cache-size = <0x20000>; |
| 106 | cache-level = <2>; |
| 107 | next-level-cache = <&L3_0>; |
| 108 | }; |
| 109 | L1_I_200: l1-icache { |
| 110 | compatible = "arm,arch-cache"; |
| 111 | qcom,dump-size = <0x9000>; |
| 112 | }; |
| 113 | L1_D_200: l1-dcache { |
| 114 | compatible = "arm,arch-cache"; |
| 115 | qcom,dump-size = <0x9000>; |
| 116 | }; |
| 117 | }; |
| 118 | |
| 119 | CPU3: cpu@300 { |
| 120 | device_type = "cpu"; |
| 121 | compatible = "arm,armv8"; |
| 122 | reg = <0x0 0x300>; |
| 123 | enable-method = "psci"; |
| 124 | efficiency = <1024>; |
| 125 | cache-size = <0x8000>; |
| 126 | cpu-release-addr = <0x0 0x90000000>; |
| 127 | next-level-cache = <&L2_300>; |
| 128 | L2_300: l2-cache { |
| 129 | compatible = "arm,arch-cache"; |
| 130 | cache-size = <0x20000>; |
| 131 | cache-level = <2>; |
| 132 | next-level-cache = <&L3_0>; |
| 133 | }; |
| 134 | L1_I_300: l1-icache { |
| 135 | compatible = "arm,arch-cache"; |
| 136 | qcom,dump-size = <0x9000>; |
| 137 | }; |
| 138 | L1_D_300: l1-dcache { |
| 139 | compatible = "arm,arch-cache"; |
| 140 | qcom,dump-size = <0x9000>; |
| 141 | }; |
| 142 | }; |
| 143 | |
| 144 | CPU4: cpu@400 { |
| 145 | device_type = "cpu"; |
| 146 | compatible = "arm,armv8"; |
| 147 | reg = <0x0 0x400>; |
| 148 | enable-method = "psci"; |
| 149 | efficiency = <1024>; |
| 150 | cache-size = <0x8000>; |
| 151 | cpu-release-addr = <0x0 0x90000000>; |
| 152 | next-level-cache = <&L2_400>; |
| 153 | L2_400: l2-cache { |
| 154 | compatible = "arm,arch-cache"; |
| 155 | cache-size = <0x20000>; |
| 156 | cache-level = <2>; |
| 157 | next-level-cache = <&L3_0>; |
| 158 | }; |
| 159 | L1_I_400: l1-icache { |
| 160 | compatible = "arm,arch-cache"; |
| 161 | qcom,dump-size = <0x9000>; |
| 162 | }; |
| 163 | L1_D_400: l1-dcache { |
| 164 | compatible = "arm,arch-cache"; |
| 165 | qcom,dump-size = <0x9000>; |
| 166 | }; |
| 167 | }; |
| 168 | |
| 169 | CPU5: cpu@500 { |
| 170 | device_type = "cpu"; |
| 171 | compatible = "arm,armv8"; |
| 172 | reg = <0x0 0x500>; |
| 173 | enable-method = "psci"; |
| 174 | efficiency = <1024>; |
| 175 | cache-size = <0x8000>; |
| 176 | cpu-release-addr = <0x0 0x90000000>; |
| 177 | next-level-cache = <&L2_500>; |
| 178 | L2_500: l2-cache { |
| 179 | compatible = "arm,arch-cache"; |
| 180 | cache-size = <0x20000>; |
| 181 | cache-level = <2>; |
| 182 | next-level-cache = <&L3_0>; |
| 183 | }; |
| 184 | L1_I_500: l1-icache { |
| 185 | compatible = "arm,arch-cache"; |
| 186 | qcom,dump-size = <0x9000>; |
| 187 | }; |
| 188 | L1_D_500: l1-dcache { |
| 189 | compatible = "arm,arch-cache"; |
| 190 | qcom,dump-size = <0x9000>; |
| 191 | }; |
| 192 | }; |
| 193 | |
| 194 | CPU6: cpu@600 { |
| 195 | device_type = "cpu"; |
| 196 | compatible = "arm,armv8"; |
| 197 | reg = <0x0 0x600>; |
| 198 | enable-method = "psci"; |
| 199 | efficiency = <1740>; |
| 200 | cache-size = <0x10000>; |
| 201 | cpu-release-addr = <0x0 0x90000000>; |
| 202 | next-level-cache = <&L2_600>; |
| 203 | L2_600: l2-cache { |
| 204 | compatible = "arm,arch-cache"; |
| 205 | cache-size = <0x40000>; |
| 206 | cache-level = <2>; |
| 207 | next-level-cache = <&L3_0>; |
| 208 | }; |
| 209 | L1_I_600: l1-icache { |
| 210 | compatible = "arm,arch-cache"; |
| 211 | qcom,dump-size = <0x12000>; |
| 212 | }; |
| 213 | L1_D_600: l1-dcache { |
| 214 | compatible = "arm,arch-cache"; |
| 215 | qcom,dump-size = <0x12000>; |
| 216 | }; |
| 217 | }; |
| 218 | |
| 219 | CPU7: cpu@700 { |
| 220 | device_type = "cpu"; |
| 221 | compatible = "arm,armv8"; |
| 222 | reg = <0x0 0x700>; |
| 223 | enable-method = "psci"; |
| 224 | efficiency = <1740>; |
| 225 | cache-size = <0x10000>; |
| 226 | cpu-release-addr = <0x0 0x90000000>; |
| 227 | next-level-cache = <&L2_700>; |
| 228 | L2_700: l2-cache { |
| 229 | compatible = "arm,arch-cache"; |
| 230 | cache-size = <0x40000>; |
| 231 | cache-level = <2>; |
| 232 | next-level-cache = <&L3_0>; |
| 233 | }; |
| 234 | L1_I_700: l1-icache { |
| 235 | compatible = "arm,arch-cache"; |
| 236 | qcom,dump-size = <0x12000>; |
| 237 | }; |
| 238 | L1_D_700: l1-dcache { |
| 239 | compatible = "arm,arch-cache"; |
| 240 | qcom,dump-size = <0x12000>; |
| 241 | }; |
| 242 | }; |
| 243 | |
| 244 | cpu-map { |
| 245 | cluster0 { |
| 246 | core0 { |
| 247 | cpu = <&CPU0>; |
| 248 | }; |
| 249 | |
| 250 | core1 { |
| 251 | cpu = <&CPU1>; |
| 252 | }; |
| 253 | |
| 254 | core2 { |
| 255 | cpu = <&CPU2>; |
| 256 | }; |
| 257 | |
| 258 | core3 { |
| 259 | cpu = <&CPU3>; |
| 260 | }; |
| 261 | |
| 262 | core4 { |
| 263 | cpu = <&CPU4>; |
| 264 | }; |
| 265 | |
| 266 | core5 { |
| 267 | cpu = <&CPU5>; |
| 268 | }; |
| 269 | }; |
| 270 | cluster1 { |
| 271 | core0 { |
| 272 | cpu = <&CPU6>; |
| 273 | }; |
| 274 | |
| 275 | core1 { |
| 276 | cpu = <&CPU7>; |
| 277 | }; |
| 278 | }; |
| 279 | }; |
| 280 | }; |
| 281 | |
| 282 | psci { |
| 283 | compatible = "arm,psci-1.0"; |
| 284 | method = "smc"; |
| 285 | }; |
| 286 | |
| 287 | soc: soc { }; |
| 288 | |
| 289 | reserved-memory { |
| 290 | #address-cells = <2>; |
| 291 | #size-cells = <2>; |
| 292 | ranges; |
Vijayanand Jitta | a1ee786 | 2017-06-07 12:06:39 +0530 | [diff] [blame] | 293 | |
| 294 | removed_regions: removed_regions@85700000 { |
| 295 | compatible = "removed-dma-pool"; |
| 296 | no-map; |
| 297 | reg = <0 0x85700000 0 0x3800000>; |
| 298 | }; |
| 299 | |
| 300 | pil_camera_mem: camera_region@8ab00000 { |
| 301 | compatible = "removed-dma-pool"; |
| 302 | no-map; |
| 303 | reg = <0 0x8ab00000 0 0x500000>; |
| 304 | }; |
| 305 | |
| 306 | pil_modem_mem: modem_region@8b000000 { |
| 307 | compatible = "removed-dma-pool"; |
| 308 | no-map; |
| 309 | reg = <0 0x8b000000 0 0x7e00000>; |
| 310 | }; |
| 311 | |
| 312 | pil_video_mem: pil_video_region@92e00000 { |
| 313 | compatible = "removed-dma-pool"; |
| 314 | no-map; |
| 315 | reg = <0 0x92e00000 0 0x500000>; |
| 316 | }; |
| 317 | |
| 318 | pil_cdsp_mem: cdsp_regions@93300000 { |
| 319 | compatible = "removed-dma-pool"; |
| 320 | no-map; |
Vijayanand Jitta | 29d1a78 | 2017-07-03 15:17:09 +0530 | [diff] [blame] | 321 | reg = <0 0x93300000 0 0x800000>; |
Vijayanand Jitta | a1ee786 | 2017-06-07 12:06:39 +0530 | [diff] [blame] | 322 | }; |
| 323 | |
Vijayanand Jitta | 29d1a78 | 2017-07-03 15:17:09 +0530 | [diff] [blame] | 324 | pil_mba_mem: pil_mba_region@0x93b00000 { |
Vijayanand Jitta | a1ee786 | 2017-06-07 12:06:39 +0530 | [diff] [blame] | 325 | compatible = "removed-dma-pool"; |
| 326 | no-map; |
Vijayanand Jitta | 29d1a78 | 2017-07-03 15:17:09 +0530 | [diff] [blame] | 327 | reg = <0 0x93b00000 0 0x200000>; |
Vijayanand Jitta | a1ee786 | 2017-06-07 12:06:39 +0530 | [diff] [blame] | 328 | }; |
| 329 | |
Vijayanand Jitta | 29d1a78 | 2017-07-03 15:17:09 +0530 | [diff] [blame] | 330 | pil_adsp_mem: pil_adsp_region@93d00000 { |
Vijayanand Jitta | a1ee786 | 2017-06-07 12:06:39 +0530 | [diff] [blame] | 331 | compatible = "removed-dma-pool"; |
| 332 | no-map; |
Vijayanand Jitta | 29d1a78 | 2017-07-03 15:17:09 +0530 | [diff] [blame] | 333 | reg = <0 0x93d00000 0 0x1e00000>; |
Vijayanand Jitta | a1ee786 | 2017-06-07 12:06:39 +0530 | [diff] [blame] | 334 | }; |
| 335 | |
Vijayanand Jitta | 29d1a78 | 2017-07-03 15:17:09 +0530 | [diff] [blame] | 336 | pil_ipa_fw_mem: pil_ipa_fw_region@95b00000 { |
Vijayanand Jitta | a1ee786 | 2017-06-07 12:06:39 +0530 | [diff] [blame] | 337 | compatible = "removed-dma-pool"; |
| 338 | no-map; |
Vijayanand Jitta | 29d1a78 | 2017-07-03 15:17:09 +0530 | [diff] [blame] | 339 | reg = <0 0x95b00000 0 0x10000>; |
Vijayanand Jitta | a1ee786 | 2017-06-07 12:06:39 +0530 | [diff] [blame] | 340 | }; |
| 341 | |
Vijayanand Jitta | 29d1a78 | 2017-07-03 15:17:09 +0530 | [diff] [blame] | 342 | pil_ipa_gsi_mem: pil_ipa_gsi_region@95b10000 { |
Vijayanand Jitta | a1ee786 | 2017-06-07 12:06:39 +0530 | [diff] [blame] | 343 | compatible = "removed-dma-pool"; |
| 344 | no-map; |
Vijayanand Jitta | 29d1a78 | 2017-07-03 15:17:09 +0530 | [diff] [blame] | 345 | reg = <0 0x95b10000 0 0x5000>; |
Vijayanand Jitta | a1ee786 | 2017-06-07 12:06:39 +0530 | [diff] [blame] | 346 | }; |
| 347 | |
Vijayanand Jitta | 29d1a78 | 2017-07-03 15:17:09 +0530 | [diff] [blame] | 348 | pil_gpu_mem: pil_gpu_region@95b15000 { |
Vijayanand Jitta | a1ee786 | 2017-06-07 12:06:39 +0530 | [diff] [blame] | 349 | compatible = "removed-dma-pool"; |
| 350 | no-map; |
Vijayanand Jitta | 29d1a78 | 2017-07-03 15:17:09 +0530 | [diff] [blame] | 351 | reg = <0 0x95b15000 0 0x1000>; |
Vijayanand Jitta | a1ee786 | 2017-06-07 12:06:39 +0530 | [diff] [blame] | 352 | }; |
| 353 | |
| 354 | adsp_mem: adsp_region { |
| 355 | compatible = "shared-dma-pool"; |
| 356 | alloc-ranges = <0 0x00000000 0 0xffffffff>; |
| 357 | reusable; |
| 358 | alignment = <0 0x400000>; |
| 359 | size = <0 0xc00000>; |
| 360 | }; |
| 361 | |
| 362 | qseecom_mem: qseecom_region { |
| 363 | compatible = "shared-dma-pool"; |
| 364 | alloc-ranges = <0 0x00000000 0 0xffffffff>; |
| 365 | reusable; |
| 366 | alignment = <0 0x400000>; |
| 367 | size = <0 0x1400000>; |
| 368 | }; |
| 369 | |
| 370 | sp_mem: sp_region { /* SPSS-HLOS ION shared mem */ |
| 371 | compatible = "shared-dma-pool"; |
| 372 | alloc-ranges = <0 0x00000000 0 0xffffffff>; /* 32-bit */ |
| 373 | reusable; |
| 374 | alignment = <0 0x400000>; |
| 375 | size = <0 0x800000>; |
| 376 | }; |
| 377 | |
| 378 | secure_display_memory: secure_display_region { |
| 379 | compatible = "shared-dma-pool"; |
| 380 | alloc-ranges = <0 0x00000000 0 0xffffffff>; |
| 381 | reusable; |
| 382 | alignment = <0 0x400000>; |
| 383 | size = <0 0x5c00000>; |
| 384 | }; |
| 385 | |
| 386 | /* global autoconfigured region for contiguous allocations */ |
| 387 | linux,cma { |
| 388 | compatible = "shared-dma-pool"; |
| 389 | alloc-ranges = <0 0x00000000 0 0xffffffff>; |
| 390 | reusable; |
| 391 | alignment = <0 0x400000>; |
| 392 | size = <0 0x2000000>; |
| 393 | linux,cma-default; |
| 394 | }; |
Imran Khan | 04f0831 | 2017-03-30 15:07:43 +0530 | [diff] [blame] | 395 | }; |
| 396 | }; |
| 397 | |
Vijayanand Jitta | a1ee786 | 2017-06-07 12:06:39 +0530 | [diff] [blame] | 398 | #include "sdm670-ion.dtsi" |
| 399 | |
Dhoat Harpal | 92d63dea | 2017-06-06 21:20:26 +0530 | [diff] [blame] | 400 | #include "sdm670-smp2p.dtsi" |
| 401 | |
Mukesh Kumar Savaliya | 065ca48 | 2017-06-06 14:44:45 +0530 | [diff] [blame] | 402 | #include "sdm670-qupv3.dtsi" |
| 403 | |
Imran Khan | 04f0831 | 2017-03-30 15:07:43 +0530 | [diff] [blame] | 404 | &soc { |
| 405 | #address-cells = <1>; |
| 406 | #size-cells = <1>; |
| 407 | ranges = <0 0 0 0xffffffff>; |
| 408 | compatible = "simple-bus"; |
| 409 | |
| 410 | intc: interrupt-controller@17a00000 { |
| 411 | compatible = "arm,gic-v3"; |
| 412 | #interrupt-cells = <3>; |
| 413 | interrupt-controller; |
| 414 | #redistributor-regions = <1>; |
| 415 | redistributor-stride = <0x0 0x20000>; |
| 416 | reg = <0x17a00000 0x10000>, /* GICD */ |
| 417 | <0x17a60000 0x100000>; /* GICR * 8 */ |
| 418 | interrupts = <1 9 4>; |
| 419 | }; |
| 420 | |
| 421 | timer { |
| 422 | compatible = "arm,armv8-timer"; |
| 423 | interrupts = <1 1 0xf08>, |
| 424 | <1 2 0xf08>, |
| 425 | <1 3 0xf08>, |
| 426 | <1 0 0xf08>; |
| 427 | clock-frequency = <19200000>; |
| 428 | }; |
| 429 | |
Lakshmi Sunkara | bbd6989 | 2017-06-09 13:17:10 +0530 | [diff] [blame] | 430 | qcom,sps { |
| 431 | compatible = "qcom,msm_sps_4k"; |
| 432 | qcom,pipe-attr-ee; |
| 433 | }; |
| 434 | |
Imran Khan | 04f0831 | 2017-03-30 15:07:43 +0530 | [diff] [blame] | 435 | timer@0x17c90000{ |
| 436 | #address-cells = <1>; |
| 437 | #size-cells = <1>; |
| 438 | ranges; |
| 439 | compatible = "arm,armv7-timer-mem"; |
| 440 | reg = <0x17c90000 0x1000>; |
| 441 | clock-frequency = <19200000>; |
| 442 | |
| 443 | frame@0x17ca0000 { |
| 444 | frame-number = <0>; |
| 445 | interrupts = <0 7 0x4>, |
| 446 | <0 6 0x4>; |
| 447 | reg = <0x17ca0000 0x1000>, |
| 448 | <0x17cb0000 0x1000>; |
| 449 | }; |
| 450 | |
| 451 | frame@17cc0000 { |
| 452 | frame-number = <1>; |
| 453 | interrupts = <0 8 0x4>; |
| 454 | reg = <0x17cc0000 0x1000>; |
| 455 | status = "disabled"; |
| 456 | }; |
| 457 | |
| 458 | frame@17cd0000 { |
| 459 | frame-number = <2>; |
| 460 | interrupts = <0 9 0x4>; |
| 461 | reg = <0x17cd0000 0x1000>; |
| 462 | status = "disabled"; |
| 463 | }; |
| 464 | |
| 465 | frame@17ce0000 { |
| 466 | frame-number = <3>; |
| 467 | interrupts = <0 10 0x4>; |
| 468 | reg = <0x17ce0000 0x1000>; |
| 469 | status = "disabled"; |
| 470 | }; |
| 471 | |
| 472 | frame@17cf0000 { |
| 473 | frame-number = <4>; |
| 474 | interrupts = <0 11 0x4>; |
| 475 | reg = <0x17cf0000 0x1000>; |
| 476 | status = "disabled"; |
| 477 | }; |
| 478 | |
| 479 | frame@17d00000 { |
| 480 | frame-number = <5>; |
| 481 | interrupts = <0 12 0x4>; |
| 482 | reg = <0x17d00000 0x1000>; |
| 483 | status = "disabled"; |
| 484 | }; |
| 485 | |
| 486 | frame@17d10000 { |
| 487 | frame-number = <6>; |
| 488 | interrupts = <0 13 0x4>; |
| 489 | reg = <0x17d10000 0x1000>; |
| 490 | status = "disabled"; |
| 491 | }; |
| 492 | }; |
| 493 | |
| 494 | restart@10ac000 { |
| 495 | compatible = "qcom,pshold"; |
| 496 | reg = <0xC264000 0x4>, |
| 497 | <0x1fd3000 0x4>; |
| 498 | reg-names = "pshold-base", "tcsr-boot-misc-detect"; |
| 499 | }; |
| 500 | |
Odelu Kukatla | 1fe3a22 | 2017-06-01 16:24:59 +0530 | [diff] [blame] | 501 | clock_rpmh: qcom,rpmhclk { |
| 502 | compatible = "qcom,dummycc"; |
| 503 | clock-output-names = "rpmh_clocks"; |
| 504 | #clock-cells = <1>; |
| 505 | }; |
| 506 | |
| 507 | clock_gcc: qcom,gcc@100000 { |
| 508 | compatible = "qcom,dummycc"; |
| 509 | clock-output-names = "gcc_clocks"; |
| 510 | #clock-cells = <1>; |
| 511 | #reset-cells = <1>; |
| 512 | }; |
| 513 | |
| 514 | clock_videocc: qcom,videocc@ab00000 { |
| 515 | compatible = "qcom,dummycc"; |
| 516 | clock-output-names = "videocc_clocks"; |
| 517 | #clock-cells = <1>; |
| 518 | #reset-cells = <1>; |
| 519 | }; |
| 520 | |
| 521 | clock_camcc: qcom,camcc@ad00000 { |
| 522 | compatible = "qcom,dummycc"; |
| 523 | clock-output-names = "camcc_clocks"; |
| 524 | #clock-cells = <1>; |
| 525 | #reset-cells = <1>; |
| 526 | }; |
| 527 | |
| 528 | clock_dispcc: qcom,dispcc@af00000 { |
| 529 | compatible = "qcom,dummycc"; |
| 530 | clock-output-names = "dispcc_clocks"; |
| 531 | #clock-cells = <1>; |
| 532 | #reset-cells = <1>; |
| 533 | }; |
| 534 | |
| 535 | clock_gpucc: qcom,gpucc@5090000 { |
| 536 | compatible = "qcom,dummycc"; |
| 537 | clock-output-names = "gpucc_clocks"; |
| 538 | #clock-cells = <1>; |
| 539 | #reset-cells = <1>; |
| 540 | }; |
| 541 | |
| 542 | clock_gfx: qcom,gfxcc@5090000 { |
| 543 | compatible = "qcom,dummycc"; |
| 544 | clock-output-names = "gfxcc_clocks"; |
| 545 | #clock-cells = <1>; |
| 546 | #reset-cells = <1>; |
| 547 | }; |
| 548 | |
Imran Khan | 04f0831 | 2017-03-30 15:07:43 +0530 | [diff] [blame] | 549 | clock_cpucc: qcom,cpucc { |
| 550 | compatible = "qcom,dummycc"; |
| 551 | clock-output-names = "cpucc_clocks"; |
| 552 | #clock-cells = <1>; |
| 553 | #reset-cells = <1>; |
| 554 | }; |
| 555 | |
Shrey Vijay | 6b6b3a5 | 2017-06-21 15:06:03 +0530 | [diff] [blame] | 556 | slim_aud: slim@62dc0000 { |
| 557 | cell-index = <1>; |
| 558 | compatible = "qcom,slim-ngd"; |
| 559 | reg = <0x62dc0000 0x2c000>, |
| 560 | <0x62d84000 0x2a000>; |
| 561 | reg-names = "slimbus_physical", "slimbus_bam_physical"; |
| 562 | interrupts = <0 163 0>, <0 164 0>; |
| 563 | interrupt-names = "slimbus_irq", "slimbus_bam_irq"; |
| 564 | qcom,apps-ch-pipes = <0x780000>; |
| 565 | qcom,ea-pc = <0x290>; |
| 566 | status = "disabled"; |
| 567 | }; |
| 568 | |
| 569 | slim_qca: slim@62e40000 { |
| 570 | cell-index = <3>; |
| 571 | compatible = "qcom,slim-ngd"; |
| 572 | reg = <0x62e40000 0x2c000>, |
| 573 | <0x62e04000 0x20000>; |
| 574 | reg-names = "slimbus_physical", "slimbus_bam_physical"; |
| 575 | interrupts = <0 291 0>, <0 292 0>; |
| 576 | interrupt-names = "slimbus_irq", "slimbus_bam_irq"; |
| 577 | status = "disabled"; |
| 578 | }; |
| 579 | |
Imran Khan | 04f0831 | 2017-03-30 15:07:43 +0530 | [diff] [blame] | 580 | wdog: qcom,wdt@17980000{ |
| 581 | compatible = "qcom,msm-watchdog"; |
| 582 | reg = <0x17980000 0x1000>; |
| 583 | reg-names = "wdt-base"; |
| 584 | interrupts = <0 3 0>, <0 4 0>; |
| 585 | qcom,bark-time = <11000>; |
| 586 | qcom,pet-time = <10000>; |
| 587 | qcom,ipi-ping; |
| 588 | qcom,wakeup-enable; |
| 589 | }; |
| 590 | |
| 591 | qcom,msm-rtb { |
| 592 | compatible = "qcom,msm-rtb"; |
| 593 | qcom,rtb-size = <0x100000>; |
| 594 | }; |
| 595 | |
| 596 | qcom,msm-imem@146bf000 { |
| 597 | compatible = "qcom,msm-imem"; |
| 598 | reg = <0x146bf000 0x1000>; |
| 599 | ranges = <0x0 0x146bf000 0x1000>; |
| 600 | #address-cells = <1>; |
| 601 | #size-cells = <1>; |
| 602 | |
| 603 | mem_dump_table@10 { |
| 604 | compatible = "qcom,msm-imem-mem_dump_table"; |
| 605 | reg = <0x10 8>; |
| 606 | }; |
| 607 | |
| 608 | restart_reason@65c { |
| 609 | compatible = "qcom,msm-imem-restart_reason"; |
| 610 | reg = <0x65c 4>; |
| 611 | }; |
| 612 | |
| 613 | pil@94c { |
| 614 | compatible = "qcom,msm-imem-pil"; |
| 615 | reg = <0x94c 200>; |
| 616 | }; |
| 617 | |
| 618 | kaslr_offset@6d0 { |
| 619 | compatible = "qcom,msm-imem-kaslr_offset"; |
| 620 | reg = <0x6d0 12>; |
| 621 | }; |
| 622 | }; |
| 623 | |
| 624 | cpuss_dump { |
| 625 | compatible = "qcom,cpuss-dump"; |
| 626 | qcom,l1_i_cache0 { |
| 627 | qcom,dump-node = <&L1_I_0>; |
| 628 | qcom,dump-id = <0x60>; |
| 629 | }; |
| 630 | qcom,l1_i_cache1 { |
| 631 | qcom,dump-node = <&L1_I_100>; |
| 632 | qcom,dump-id = <0x61>; |
| 633 | }; |
| 634 | qcom,l1_i_cache2 { |
| 635 | qcom,dump-node = <&L1_I_200>; |
| 636 | qcom,dump-id = <0x62>; |
| 637 | }; |
| 638 | qcom,l1_i_cache3 { |
| 639 | qcom,dump-node = <&L1_I_300>; |
| 640 | qcom,dump-id = <0x63>; |
| 641 | }; |
| 642 | qcom,l1_i_cache100 { |
| 643 | qcom,dump-node = <&L1_I_400>; |
| 644 | qcom,dump-id = <0x64>; |
| 645 | }; |
| 646 | qcom,l1_i_cache101 { |
| 647 | qcom,dump-node = <&L1_I_500>; |
| 648 | qcom,dump-id = <0x65>; |
| 649 | }; |
| 650 | qcom,l1_i_cache102 { |
| 651 | qcom,dump-node = <&L1_I_600>; |
| 652 | qcom,dump-id = <0x66>; |
| 653 | }; |
| 654 | qcom,l1_i_cache103 { |
| 655 | qcom,dump-node = <&L1_I_700>; |
| 656 | qcom,dump-id = <0x67>; |
| 657 | }; |
| 658 | qcom,l1_d_cache0 { |
| 659 | qcom,dump-node = <&L1_D_0>; |
| 660 | qcom,dump-id = <0x80>; |
| 661 | }; |
| 662 | qcom,l1_d_cache1 { |
| 663 | qcom,dump-node = <&L1_D_100>; |
| 664 | qcom,dump-id = <0x81>; |
| 665 | }; |
| 666 | qcom,l1_d_cache2 { |
| 667 | qcom,dump-node = <&L1_D_200>; |
| 668 | qcom,dump-id = <0x82>; |
| 669 | }; |
| 670 | qcom,l1_d_cache3 { |
| 671 | qcom,dump-node = <&L1_D_300>; |
| 672 | qcom,dump-id = <0x83>; |
| 673 | }; |
| 674 | qcom,l1_d_cache100 { |
| 675 | qcom,dump-node = <&L1_D_400>; |
| 676 | qcom,dump-id = <0x84>; |
| 677 | }; |
| 678 | qcom,l1_d_cache101 { |
| 679 | qcom,dump-node = <&L1_D_500>; |
| 680 | qcom,dump-id = <0x85>; |
| 681 | }; |
| 682 | qcom,l1_d_cache102 { |
| 683 | qcom,dump-node = <&L1_D_600>; |
| 684 | qcom,dump-id = <0x86>; |
| 685 | }; |
| 686 | qcom,l1_d_cache103 { |
| 687 | qcom,dump-node = <&L1_D_700>; |
| 688 | qcom,dump-id = <0x87>; |
| 689 | }; |
Lingutla Chandrasekhar | ee4f187 | 2017-06-07 13:50:53 +0530 | [diff] [blame] | 690 | qcom,llcc1_d_cache { |
| 691 | qcom,dump-node = <&LLCC_1>; |
| 692 | qcom,dump-id = <0x140>; |
| 693 | }; |
| 694 | qcom,llcc2_d_cache { |
| 695 | qcom,dump-node = <&LLCC_2>; |
| 696 | qcom,dump-id = <0x141>; |
| 697 | }; |
Imran Khan | 04f0831 | 2017-03-30 15:07:43 +0530 | [diff] [blame] | 698 | }; |
| 699 | |
| 700 | kryo3xx-erp { |
| 701 | compatible = "arm,arm64-kryo3xx-cpu-erp"; |
| 702 | interrupts = <1 6 4>, |
| 703 | <1 7 4>, |
| 704 | <0 34 4>, |
| 705 | <0 35 4>; |
| 706 | |
| 707 | interrupt-names = "l1-l2-faultirq", |
| 708 | "l1-l2-errirq", |
| 709 | "l3-scu-errirq", |
| 710 | "l3-scu-faultirq"; |
| 711 | }; |
| 712 | |
Dhoat Harpal | a24cb2c | 2017-06-06 20:39:54 +0530 | [diff] [blame] | 713 | qcom,ipc-spinlock@1f40000 { |
| 714 | compatible = "qcom,ipc-spinlock-sfpb"; |
| 715 | reg = <0x1f40000 0x8000>; |
| 716 | qcom,num-locks = <8>; |
| 717 | }; |
| 718 | |
Dhoat Harpal | dd9bfaf | 2017-06-06 20:43:16 +0530 | [diff] [blame] | 719 | qcom,smem@86000000 { |
| 720 | compatible = "qcom,smem"; |
| 721 | reg = <0x86000000 0x200000>, |
| 722 | <0x17911008 0x4>, |
| 723 | <0x778000 0x7000>, |
| 724 | <0x1fd4000 0x8>; |
| 725 | reg-names = "smem", "irq-reg-base", "aux-mem1", |
| 726 | "smem_targ_info_reg"; |
| 727 | qcom,mpu-enabled; |
| 728 | }; |
| 729 | |
Dhoat Harpal | 5f909ef | 2017-06-09 21:18:00 +0530 | [diff] [blame] | 730 | qmp_aop: mailbox@1799000c { |
| 731 | compatible = "qcom,qmp-mbox"; |
| 732 | label = "aop"; |
| 733 | reg = <0xc300000 0x100000>, |
| 734 | <0x1799000c 0x4>; |
| 735 | reg-names = "msgram", "irq-reg-base"; |
| 736 | qcom,irq-mask = <0x1>; |
| 737 | interrupts = <0 389 1>; |
| 738 | mbox-desc-offset = <0x0>; |
| 739 | #mbox-cells = <1>; |
| 740 | }; |
| 741 | |
Dhoat Harpal | 466ffcc | 2017-06-06 20:54:51 +0530 | [diff] [blame] | 742 | qcom,glink-smem-native-xprt-modem@86000000 { |
| 743 | compatible = "qcom,glink-smem-native-xprt"; |
| 744 | reg = <0x86000000 0x200000>, |
| 745 | <0x1799000c 0x4>; |
| 746 | reg-names = "smem", "irq-reg-base"; |
| 747 | qcom,irq-mask = <0x1000>; |
| 748 | interrupts = <GIC_SPI 449 IRQ_TYPE_EDGE_RISING>; |
| 749 | label = "mpss"; |
| 750 | }; |
| 751 | |
| 752 | qcom,glink-smem-native-xprt-adsp@86000000 { |
| 753 | compatible = "qcom,glink-smem-native-xprt"; |
| 754 | reg = <0x86000000 0x200000>, |
| 755 | <0x1799000c 0x4>; |
| 756 | reg-names = "smem", "irq-reg-base"; |
Dhoat Harpal | 3adebbe | 2017-07-06 15:59:13 +0530 | [diff] [blame^] | 757 | qcom,irq-mask = <0x1000000>; |
| 758 | interrupts = <GIC_SPI 170 IRQ_TYPE_EDGE_RISING>; |
Dhoat Harpal | 466ffcc | 2017-06-06 20:54:51 +0530 | [diff] [blame] | 759 | label = "lpass"; |
| 760 | qcom,qos-config = <&glink_qos_adsp>; |
| 761 | qcom,ramp-time = <0xaf>; |
| 762 | }; |
| 763 | |
| 764 | glink_qos_adsp: qcom,glink-qos-config-adsp { |
| 765 | compatible = "qcom,glink-qos-config"; |
| 766 | qcom,flow-info = <0x3c 0x0>, |
| 767 | <0x3c 0x0>, |
| 768 | <0x3c 0x0>, |
| 769 | <0x3c 0x0>; |
| 770 | qcom,mtu-size = <0x800>; |
| 771 | qcom,tput-stats-cycle = <0xa>; |
| 772 | }; |
| 773 | |
| 774 | glink_spi_xprt_wdsp: qcom,glink-spi-xprt-wdsp { |
| 775 | compatible = "qcom,glink-spi-xprt"; |
| 776 | label = "wdsp"; |
| 777 | qcom,remote-fifo-config = <&glink_fifo_wdsp>; |
| 778 | qcom,qos-config = <&glink_qos_wdsp>; |
| 779 | qcom,ramp-time = <0x10>, |
| 780 | <0x20>, |
| 781 | <0x30>, |
| 782 | <0x40>; |
| 783 | }; |
| 784 | |
| 785 | glink_fifo_wdsp: qcom,glink-fifo-config-wdsp { |
| 786 | compatible = "qcom,glink-fifo-config"; |
| 787 | qcom,out-read-idx-reg = <0x12000>; |
| 788 | qcom,out-write-idx-reg = <0x12004>; |
| 789 | qcom,in-read-idx-reg = <0x1200C>; |
| 790 | qcom,in-write-idx-reg = <0x12010>; |
| 791 | }; |
| 792 | |
| 793 | glink_qos_wdsp: qcom,glink-qos-config-wdsp { |
| 794 | compatible = "qcom,glink-qos-config"; |
| 795 | qcom,flow-info = <0x80 0x0>, |
| 796 | <0x70 0x1>, |
| 797 | <0x60 0x2>, |
| 798 | <0x50 0x3>; |
| 799 | qcom,mtu-size = <0x800>; |
| 800 | qcom,tput-stats-cycle = <0xa>; |
| 801 | }; |
| 802 | |
| 803 | qcom,glink-smem-native-xprt-cdsp@86000000 { |
| 804 | compatible = "qcom,glink-smem-native-xprt"; |
| 805 | reg = <0x86000000 0x200000>, |
| 806 | <0x1799000c 0x4>; |
| 807 | reg-names = "smem", "irq-reg-base"; |
| 808 | qcom,irq-mask = <0x10>; |
| 809 | interrupts = <GIC_SPI 574 IRQ_TYPE_EDGE_RISING>; |
| 810 | label = "cdsp"; |
| 811 | }; |
| 812 | |
Dhoat Harpal | 9cb73cc | 2017-06-06 20:58:14 +0530 | [diff] [blame] | 813 | glink_mpss: qcom,glink-ssr-modem { |
| 814 | compatible = "qcom,glink_ssr"; |
| 815 | label = "modem"; |
| 816 | qcom,edge = "mpss"; |
| 817 | qcom,notify-edges = <&glink_lpass>, <&glink_cdsp>; |
| 818 | qcom,xprt = "smem"; |
| 819 | }; |
| 820 | |
| 821 | glink_lpass: qcom,glink-ssr-adsp { |
| 822 | compatible = "qcom,glink_ssr"; |
| 823 | label = "adsp"; |
| 824 | qcom,edge = "lpass"; |
| 825 | qcom,notify-edges = <&glink_mpss>, <&glink_cdsp>; |
| 826 | qcom,xprt = "smem"; |
| 827 | }; |
| 828 | |
| 829 | glink_cdsp: qcom,glink-ssr-cdsp { |
| 830 | compatible = "qcom,glink_ssr"; |
| 831 | label = "cdsp"; |
| 832 | qcom,edge = "cdsp"; |
| 833 | qcom,notify-edges = <&glink_mpss>, <&glink_lpass>; |
| 834 | qcom,xprt = "smem"; |
| 835 | }; |
| 836 | |
Dhoat Harpal | 22dafa9 | 2017-06-06 21:03:34 +0530 | [diff] [blame] | 837 | qcom,ipc_router { |
| 838 | compatible = "qcom,ipc_router"; |
| 839 | qcom,node-id = <1>; |
| 840 | }; |
| 841 | |
| 842 | qcom,ipc_router_modem_xprt { |
| 843 | compatible = "qcom,ipc_router_glink_xprt"; |
| 844 | qcom,ch-name = "IPCRTR"; |
| 845 | qcom,xprt-remote = "mpss"; |
| 846 | qcom,glink-xprt = "smem"; |
| 847 | qcom,xprt-linkid = <1>; |
| 848 | qcom,xprt-version = <1>; |
| 849 | qcom,fragmented-data; |
| 850 | }; |
| 851 | |
| 852 | qcom,ipc_router_q6_xprt { |
| 853 | compatible = "qcom,ipc_router_glink_xprt"; |
| 854 | qcom,ch-name = "IPCRTR"; |
| 855 | qcom,xprt-remote = "lpass"; |
| 856 | qcom,glink-xprt = "smem"; |
| 857 | qcom,xprt-linkid = <1>; |
| 858 | qcom,xprt-version = <1>; |
| 859 | qcom,fragmented-data; |
| 860 | }; |
| 861 | |
| 862 | qcom,ipc_router_cdsp_xprt { |
| 863 | compatible = "qcom,ipc_router_glink_xprt"; |
| 864 | qcom,ch-name = "IPCRTR"; |
| 865 | qcom,xprt-remote = "cdsp"; |
| 866 | qcom,glink-xprt = "smem"; |
| 867 | qcom,xprt-linkid = <1>; |
| 868 | qcom,xprt-version = <1>; |
| 869 | qcom,fragmented-data; |
| 870 | }; |
| 871 | |
Dhoat Harpal | 11d3448 | 2017-06-06 21:00:14 +0530 | [diff] [blame] | 872 | qcom,glink_pkt { |
| 873 | compatible = "qcom,glinkpkt"; |
| 874 | |
| 875 | qcom,glinkpkt-at-mdm0 { |
| 876 | qcom,glinkpkt-transport = "smem"; |
| 877 | qcom,glinkpkt-edge = "mpss"; |
| 878 | qcom,glinkpkt-ch-name = "DS"; |
| 879 | qcom,glinkpkt-dev-name = "at_mdm0"; |
| 880 | }; |
| 881 | |
| 882 | qcom,glinkpkt-loopback_cntl { |
| 883 | qcom,glinkpkt-transport = "lloop"; |
| 884 | qcom,glinkpkt-edge = "local"; |
| 885 | qcom,glinkpkt-ch-name = "LOCAL_LOOPBACK_CLNT"; |
| 886 | qcom,glinkpkt-dev-name = "glink_pkt_loopback_ctrl"; |
| 887 | }; |
| 888 | |
| 889 | qcom,glinkpkt-loopback_data { |
| 890 | qcom,glinkpkt-transport = "lloop"; |
| 891 | qcom,glinkpkt-edge = "local"; |
| 892 | qcom,glinkpkt-ch-name = "glink_pkt_lloop_CLNT"; |
| 893 | qcom,glinkpkt-dev-name = "glink_pkt_loopback"; |
| 894 | }; |
| 895 | |
| 896 | qcom,glinkpkt-apr-apps2 { |
| 897 | qcom,glinkpkt-transport = "smem"; |
| 898 | qcom,glinkpkt-edge = "adsp"; |
| 899 | qcom,glinkpkt-ch-name = "apr_apps2"; |
| 900 | qcom,glinkpkt-dev-name = "apr_apps2"; |
| 901 | }; |
| 902 | |
| 903 | qcom,glinkpkt-data40-cntl { |
| 904 | qcom,glinkpkt-transport = "smem"; |
| 905 | qcom,glinkpkt-edge = "mpss"; |
| 906 | qcom,glinkpkt-ch-name = "DATA40_CNTL"; |
| 907 | qcom,glinkpkt-dev-name = "smdcntl8"; |
| 908 | }; |
| 909 | |
| 910 | qcom,glinkpkt-data1 { |
| 911 | qcom,glinkpkt-transport = "smem"; |
| 912 | qcom,glinkpkt-edge = "mpss"; |
| 913 | qcom,glinkpkt-ch-name = "DATA1"; |
| 914 | qcom,glinkpkt-dev-name = "smd7"; |
| 915 | }; |
| 916 | |
| 917 | qcom,glinkpkt-data4 { |
| 918 | qcom,glinkpkt-transport = "smem"; |
| 919 | qcom,glinkpkt-edge = "mpss"; |
| 920 | qcom,glinkpkt-ch-name = "DATA4"; |
| 921 | qcom,glinkpkt-dev-name = "smd8"; |
| 922 | }; |
| 923 | |
| 924 | qcom,glinkpkt-data11 { |
| 925 | qcom,glinkpkt-transport = "smem"; |
| 926 | qcom,glinkpkt-edge = "mpss"; |
| 927 | qcom,glinkpkt-ch-name = "DATA11"; |
| 928 | qcom,glinkpkt-dev-name = "smd11"; |
| 929 | }; |
| 930 | }; |
| 931 | |
Imran Khan | 04f0831 | 2017-03-30 15:07:43 +0530 | [diff] [blame] | 932 | qcom,chd_sliver { |
| 933 | compatible = "qcom,core-hang-detect"; |
| 934 | label = "silver"; |
| 935 | qcom,threshold-arr = <0x17e00058 0x17e10058 0x17e20058 |
| 936 | 0x17e30058 0x17e40058 0x17e50058>; |
| 937 | qcom,config-arr = <0x17e00060 0x17e10060 0x17e20060 |
| 938 | 0x17e30060 0x17e40060 0x17e50060>; |
| 939 | }; |
| 940 | |
| 941 | qcom,chd_gold { |
| 942 | compatible = "qcom,core-hang-detect"; |
| 943 | label = "gold"; |
| 944 | qcom,threshold-arr = <0x17e60058 0x17e70058>; |
| 945 | qcom,config-arr = <0x17e60060 0x17e70060>; |
| 946 | }; |
| 947 | |
| 948 | qcom,ghd { |
| 949 | compatible = "qcom,gladiator-hang-detect-v2"; |
| 950 | qcom,threshold-arr = <0x1799041c 0x17990420>; |
| 951 | qcom,config-reg = <0x17990434>; |
| 952 | }; |
| 953 | |
| 954 | qcom,msm-gladiator-v3@17900000 { |
| 955 | compatible = "qcom,msm-gladiator-v3"; |
| 956 | reg = <0x17900000 0xd080>; |
| 957 | reg-names = "gladiator_base"; |
| 958 | interrupts = <0 17 0>; |
| 959 | }; |
| 960 | |
Lingutla Chandrasekhar | ee4f187 | 2017-06-07 13:50:53 +0530 | [diff] [blame] | 961 | qcom,llcc@1100000 { |
| 962 | compatible = "qcom,llcc-core", "syscon", "simple-mfd"; |
| 963 | reg = <0x1100000 0x250000>; |
| 964 | reg-names = "llcc_base"; |
| 965 | qcom,llcc-banks-off = <0x0 0x80000 >; |
| 966 | qcom,llcc-broadcast-off = <0x200000>; |
| 967 | |
| 968 | llcc: qcom,sdm670-llcc { |
| 969 | compatible = "qcom,sdm670-llcc"; |
| 970 | #cache-cells = <1>; |
| 971 | max-slices = <32>; |
| 972 | qcom,dump-size = <0x80000>; |
| 973 | }; |
| 974 | |
| 975 | qcom,llcc-erp { |
| 976 | compatible = "qcom,llcc-erp"; |
| 977 | interrupt-names = "ecc_irq"; |
| 978 | interrupts = <GIC_SPI 582 IRQ_TYPE_LEVEL_HIGH>; |
| 979 | }; |
| 980 | |
| 981 | qcom,llcc-amon { |
| 982 | compatible = "qcom,llcc-amon"; |
| 983 | }; |
| 984 | |
| 985 | LLCC_1: llcc_1_dcache { |
| 986 | qcom,dump-size = <0xd8000>; |
| 987 | }; |
| 988 | |
| 989 | LLCC_2: llcc_2_dcache { |
| 990 | qcom,dump-size = <0xd8000>; |
| 991 | }; |
| 992 | }; |
| 993 | |
Maulik Shah | 210773d | 2017-06-15 09:49:12 +0530 | [diff] [blame] | 994 | cmd_db: qcom,cmd-db@c3f000c { |
| 995 | compatible = "qcom,cmd-db"; |
| 996 | reg = <0xc3f000c 0x8>; |
| 997 | }; |
| 998 | |
Maulik Shah | c77d1d2 | 2017-06-15 14:04:50 +0530 | [diff] [blame] | 999 | apps_rsc: mailbox@179e0000 { |
| 1000 | compatible = "qcom,tcs-drv"; |
| 1001 | label = "apps_rsc"; |
| 1002 | reg = <0x179e0000 0x100>, <0x179e0d00 0x3000>; |
| 1003 | interrupts = <0 5 0>; |
| 1004 | #mbox-cells = <1>; |
| 1005 | qcom,drv-id = <2>; |
| 1006 | qcom,tcs-config = <ACTIVE_TCS 2>, |
| 1007 | <SLEEP_TCS 3>, |
| 1008 | <WAKE_TCS 3>, |
| 1009 | <CONTROL_TCS 1>; |
| 1010 | }; |
| 1011 | |
Maulik Shah | 0dd203f | 2017-06-15 09:44:59 +0530 | [diff] [blame] | 1012 | system_pm { |
| 1013 | compatible = "qcom,system-pm"; |
| 1014 | mboxes = <&apps_rsc 0>; |
| 1015 | }; |
| 1016 | |
Imran Khan | 04f0831 | 2017-03-30 15:07:43 +0530 | [diff] [blame] | 1017 | dcc: dcc_v2@10a2000 { |
| 1018 | compatible = "qcom,dcc_v2"; |
| 1019 | reg = <0x10a2000 0x1000>, |
| 1020 | <0x10ae000 0x2000>; |
| 1021 | reg-names = "dcc-base", "dcc-ram-base"; |
| 1022 | }; |
| 1023 | |
Tirupathi Reddy | 9ae4c89 | 2017-06-09 12:30:31 +0530 | [diff] [blame] | 1024 | spmi_bus: qcom,spmi@c440000 { |
| 1025 | compatible = "qcom,spmi-pmic-arb"; |
| 1026 | reg = <0xc440000 0x1100>, |
| 1027 | <0xc600000 0x2000000>, |
| 1028 | <0xe600000 0x100000>, |
| 1029 | <0xe700000 0xa0000>, |
| 1030 | <0xc40a000 0x26000>; |
| 1031 | reg-names = "core", "chnls", "obsrvr", "intr", "cnfg"; |
| 1032 | interrupt-names = "periph_irq"; |
| 1033 | interrupts = <GIC_SPI 481 IRQ_TYPE_NONE>; |
| 1034 | qcom,ee = <0>; |
| 1035 | qcom,channel = <0>; |
| 1036 | #address-cells = <2>; |
| 1037 | #size-cells = <0>; |
| 1038 | interrupt-controller; |
| 1039 | #interrupt-cells = <4>; |
| 1040 | cell-index = <0>; |
| 1041 | }; |
Sayali Lokhande | 099af9c | 2017-06-08 10:18:29 +0530 | [diff] [blame] | 1042 | |
| 1043 | ufsphy_mem: ufsphy_mem@1d87000 { |
| 1044 | reg = <0x1d87000 0xe00>; /* PHY regs */ |
| 1045 | reg-names = "phy_mem"; |
| 1046 | #phy-cells = <0>; |
| 1047 | |
| 1048 | lanes-per-direction = <1>; |
| 1049 | |
| 1050 | clock-names = "ref_clk_src", |
| 1051 | "ref_clk", |
| 1052 | "ref_aux_clk"; |
| 1053 | clocks = <&clock_rpmh RPMH_CXO_CLK>, |
| 1054 | <&clock_gcc GCC_UFS_MEM_CLKREF_CLK>, |
| 1055 | <&clock_gcc GCC_UFS_PHY_PHY_AUX_HW_CTL_CLK>; |
| 1056 | |
| 1057 | status = "disabled"; |
| 1058 | }; |
| 1059 | |
| 1060 | ufshc_mem: ufshc@1d84000 { |
| 1061 | compatible = "qcom,ufshc"; |
| 1062 | reg = <0x1d84000 0x3000>; |
| 1063 | interrupts = <0 265 0>; |
| 1064 | phys = <&ufsphy_mem>; |
| 1065 | phy-names = "ufsphy"; |
| 1066 | |
| 1067 | lanes-per-direction = <1>; |
| 1068 | dev-ref-clk-freq = <0>; /* 19.2 MHz */ |
| 1069 | |
| 1070 | clock-names = |
| 1071 | "core_clk", |
| 1072 | "bus_aggr_clk", |
| 1073 | "iface_clk", |
| 1074 | "core_clk_unipro", |
| 1075 | "core_clk_ice", |
| 1076 | "ref_clk", |
| 1077 | "tx_lane0_sync_clk", |
| 1078 | "rx_lane0_sync_clk"; |
| 1079 | clocks = |
| 1080 | <&clock_gcc GCC_UFS_PHY_AXI_HW_CTL_CLK>, |
| 1081 | <&clock_gcc GCC_AGGRE_UFS_PHY_AXI_HW_CTL_CLK>, |
| 1082 | <&clock_gcc GCC_UFS_PHY_AHB_CLK>, |
| 1083 | <&clock_gcc GCC_UFS_PHY_UNIPRO_CORE_HW_CTL_CLK>, |
| 1084 | <&clock_gcc GCC_UFS_PHY_ICE_CORE_HW_CTL_CLK>, |
| 1085 | <&clock_rpmh RPMH_CXO_CLK>, |
| 1086 | <&clock_gcc GCC_UFS_PHY_TX_SYMBOL_0_CLK>, |
| 1087 | <&clock_gcc GCC_UFS_PHY_RX_SYMBOL_0_CLK>; |
| 1088 | freq-table-hz = |
| 1089 | <50000000 200000000>, |
| 1090 | <0 0>, |
| 1091 | <0 0>, |
| 1092 | <37500000 150000000>, |
| 1093 | <75000000 300000000>, |
| 1094 | <0 0>, |
| 1095 | <0 0>, |
| 1096 | <0 0>; |
| 1097 | |
| 1098 | resets = <&clock_gcc GCC_UFS_PHY_BCR>; |
| 1099 | reset-names = "core_reset"; |
| 1100 | |
| 1101 | status = "disabled"; |
| 1102 | }; |
Gaurav Kohli | b28d556 | 2017-06-12 11:26:27 +0530 | [diff] [blame] | 1103 | |
| 1104 | qcom,lpass@62400000 { |
| 1105 | compatible = "qcom,pil-tz-generic"; |
| 1106 | reg = <0x62400000 0x00100>; |
| 1107 | interrupts = <0 162 1>; |
| 1108 | |
| 1109 | vdd_cx-supply = <&pm660l_l9_level>; |
| 1110 | qcom,proxy-reg-names = "vdd_cx"; |
| 1111 | qcom,vdd_cx-uV-uA = <RPMH_REGULATOR_LEVEL_TURBO 100000>; |
| 1112 | |
| 1113 | clocks = <&clock_rpmh RPMH_CXO_CLK>; |
| 1114 | clock-names = "xo"; |
| 1115 | qcom,proxy-clock-names = "xo"; |
| 1116 | |
| 1117 | qcom,pas-id = <1>; |
| 1118 | qcom,proxy-timeout-ms = <10000>; |
| 1119 | qcom,smem-id = <423>; |
| 1120 | qcom,sysmon-id = <1>; |
| 1121 | qcom,ssctl-instance-id = <0x14>; |
| 1122 | qcom,firmware-name = "adsp"; |
| 1123 | memory-region = <&pil_adsp_mem>; |
| 1124 | |
| 1125 | /* GPIO inputs from lpass */ |
| 1126 | qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_2_in 0 0>; |
| 1127 | qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_2_in 2 0>; |
| 1128 | qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_2_in 1 0>; |
| 1129 | qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_2_in 3 0>; |
| 1130 | |
| 1131 | /* GPIO output to lpass */ |
| 1132 | qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_2_out 0 0>; |
| 1133 | status = "ok"; |
| 1134 | }; |
Imran Khan | 04f0831 | 2017-03-30 15:07:43 +0530 | [diff] [blame] | 1135 | }; |
| 1136 | |
| 1137 | #include "sdm670-pinctrl.dtsi" |
Vijayanand Jitta | d48c408 | 2017-06-07 15:07:51 +0530 | [diff] [blame] | 1138 | #include "msm-arm-smmu-sdm670.dtsi" |
Odelu Kukatla | 1fe3a22 | 2017-06-01 16:24:59 +0530 | [diff] [blame] | 1139 | #include "msm-gdsc-sdm845.dtsi" |
Maulik Shah | d313ea8 | 2017-06-14 13:10:52 +0530 | [diff] [blame] | 1140 | #include "sdm670-pm.dtsi" |
Odelu Kukatla | 1fe3a22 | 2017-06-01 16:24:59 +0530 | [diff] [blame] | 1141 | |
| 1142 | &usb30_prim_gdsc { |
| 1143 | status = "ok"; |
| 1144 | }; |
| 1145 | |
| 1146 | &ufs_phy_gdsc { |
| 1147 | status = "ok"; |
| 1148 | }; |
| 1149 | |
| 1150 | &hlos1_vote_aggre_noc_mmu_audio_tbu_gdsc { |
| 1151 | status = "ok"; |
| 1152 | }; |
| 1153 | |
| 1154 | &hlos1_vote_aggre_noc_mmu_tbu1_gdsc { |
| 1155 | status = "ok"; |
| 1156 | }; |
| 1157 | |
| 1158 | &hlos1_vote_aggre_noc_mmu_tbu2_gdsc { |
| 1159 | status = "ok"; |
| 1160 | }; |
| 1161 | |
| 1162 | &bps_gdsc { |
| 1163 | status = "ok"; |
| 1164 | }; |
| 1165 | |
| 1166 | &ife_0_gdsc { |
| 1167 | status = "ok"; |
| 1168 | }; |
| 1169 | |
| 1170 | &ife_1_gdsc { |
| 1171 | status = "ok"; |
| 1172 | }; |
| 1173 | |
| 1174 | &ipe_0_gdsc { |
| 1175 | status = "ok"; |
| 1176 | }; |
| 1177 | |
| 1178 | &ipe_1_gdsc { |
| 1179 | status = "ok"; |
| 1180 | }; |
| 1181 | |
| 1182 | &titan_top_gdsc { |
| 1183 | status = "ok"; |
| 1184 | }; |
| 1185 | |
| 1186 | &mdss_core_gdsc { |
| 1187 | status = "ok"; |
| 1188 | }; |
| 1189 | |
| 1190 | &gpu_cx_gdsc { |
| 1191 | status = "ok"; |
| 1192 | }; |
| 1193 | |
| 1194 | &gpu_gx_gdsc { |
| 1195 | clock-names = "core_root_clk"; |
| 1196 | clocks = <&clock_gfx GPU_CC_GX_GFX3D_CLK_SRC>; |
| 1197 | qcom,force-enable-root-clk; |
| 1198 | status = "ok"; |
| 1199 | }; |
| 1200 | |
| 1201 | &vcodec0_gdsc { |
| 1202 | qcom,support-hw-trigger; |
| 1203 | status = "ok"; |
| 1204 | }; |
| 1205 | |
| 1206 | &vcodec1_gdsc { |
| 1207 | qcom,support-hw-trigger; |
| 1208 | status = "ok"; |
| 1209 | }; |
| 1210 | |
| 1211 | &venus_gdsc { |
| 1212 | status = "ok"; |
| 1213 | }; |
Tirupathi Reddy | 0cfe208 | 2017-06-08 14:24:13 +0530 | [diff] [blame] | 1214 | |
Tirupathi Reddy | 242bd80 | 2017-06-09 11:31:05 +0530 | [diff] [blame] | 1215 | #include "pm660.dtsi" |
| 1216 | #include "pm660l.dtsi" |
Tirupathi Reddy | 0cfe208 | 2017-06-08 14:24:13 +0530 | [diff] [blame] | 1217 | #include "sdm670-regulator.dtsi" |