blob: 55e07ae5ab8c0368aeef7953e9a1992bc9b69812 [file] [log] [blame]
Ramax Lo4ab989712008-07-07 18:12:36 +01001/* linux/arch/arm/mach-s3c2440/mach-at2440evb.c
2 *
3 * Copyright (c) 2008 Ramax Lo <ramaxlo@gmail.com>
4 * Based on mach-anubis.c by Ben Dooks <ben@simtec.co.uk>
5 * and modifications by SBZ <sbz@spgui.org> and
6 * Weibing <http://weibing.blogbus.com>
7 *
8 * For product information, visit http://www.arm9e.com/
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
13*/
14
15#include <linux/kernel.h>
16#include <linux/types.h>
17#include <linux/interrupt.h>
18#include <linux/list.h>
19#include <linux/timer.h>
20#include <linux/init.h>
21#include <linux/io.h>
22#include <linux/serial_core.h>
Ramax Lo66493c22008-07-07 18:12:37 +010023#include <linux/dm9000.h>
Ramax Lo4ab989712008-07-07 18:12:36 +010024#include <linux/platform_device.h>
25
26#include <asm/mach/arch.h>
27#include <asm/mach/map.h>
28#include <asm/mach/irq.h>
29
Russell Kinga09e64f2008-08-05 16:14:15 +010030#include <mach/hardware.h>
Ramax Lo4ab989712008-07-07 18:12:36 +010031#include <asm/irq.h>
32#include <asm/mach-types.h>
33
Ben Dooksa2b7ba92008-10-07 22:26:09 +010034#include <plat/regs-serial.h>
Russell Kinga09e64f2008-08-05 16:14:15 +010035#include <mach/regs-gpio.h>
36#include <mach/regs-mem.h>
37#include <mach/regs-lcd.h>
Ben Dooks7926b5a2008-10-30 10:14:35 +000038#include <plat/nand.h>
Ben Dooks3e1b7762008-10-31 16:14:40 +000039#include <plat/iic.h>
Ramax Lo4ab989712008-07-07 18:12:36 +010040
41#include <linux/mtd/mtd.h>
42#include <linux/mtd/nand.h>
43#include <linux/mtd/nand_ecc.h>
44#include <linux/mtd/partitions.h>
45
Ben Dooksd5120ae2008-10-07 23:09:51 +010046#include <plat/clock.h>
Ben Dooksa2b7ba92008-10-07 22:26:09 +010047#include <plat/devs.h>
48#include <plat/cpu.h>
Ramax Lo4ab989712008-07-07 18:12:36 +010049
50static struct map_desc at2440evb_iodesc[] __initdata = {
51 /* Nothing here */
52};
53
54#define UCON S3C2410_UCON_DEFAULT
55#define ULCON (S3C2410_LCON_CS8 | S3C2410_LCON_PNONE)
56#define UFCON (S3C2410_UFCON_RXTRIG8 | S3C2410_UFCON_FIFOMODE)
57
58static struct s3c24xx_uart_clksrc at2440evb_serial_clocks[] = {
59 [0] = {
60 .name = "uclk",
61 .divisor = 1,
62 .min_baud = 0,
63 .max_baud = 0,
64 },
65 [1] = {
66 .name = "pclk",
67 .divisor = 1,
68 .min_baud = 0,
69 .max_baud = 0,
70 }
71};
72
73
74static struct s3c2410_uartcfg at2440evb_uartcfgs[] __initdata = {
75 [0] = {
76 .hwport = 0,
77 .flags = 0,
78 .ucon = UCON,
79 .ulcon = ULCON,
80 .ufcon = UFCON,
81 .clocks = at2440evb_serial_clocks,
82 .clocks_size = ARRAY_SIZE(at2440evb_serial_clocks),
83 },
84 [1] = {
85 .hwport = 1,
86 .flags = 0,
87 .ucon = UCON,
88 .ulcon = ULCON,
89 .ufcon = UFCON,
90 .clocks = at2440evb_serial_clocks,
91 .clocks_size = ARRAY_SIZE(at2440evb_serial_clocks),
92 },
93};
94
95/* NAND Flash on AT2440EVB board */
96
97static struct mtd_partition at2440evb_default_nand_part[] = {
98 [0] = {
99 .name = "Boot Agent",
100 .size = SZ_256K,
101 .offset = 0,
102 },
103 [1] = {
104 .name = "Kernel",
105 .size = SZ_2M,
106 .offset = SZ_256K,
107 },
108 [2] = {
109 .name = "Root",
110 .offset = SZ_256K + SZ_2M,
111 .size = MTDPART_SIZ_FULL,
112 },
113};
114
115static struct s3c2410_nand_set at2440evb_nand_sets[] = {
116 [0] = {
117 .name = "nand",
118 .nr_chips = 1,
119 .nr_partitions = ARRAY_SIZE(at2440evb_default_nand_part),
120 .partitions = at2440evb_default_nand_part,
121 },
122};
123
124static struct s3c2410_platform_nand at2440evb_nand_info = {
125 .tacls = 25,
126 .twrph0 = 55,
127 .twrph1 = 40,
128 .nr_sets = ARRAY_SIZE(at2440evb_nand_sets),
129 .sets = at2440evb_nand_sets,
130};
131
Ramax Lo66493c22008-07-07 18:12:37 +0100132/* DM9000AEP 10/100 ethernet controller */
133
134static struct resource at2440evb_dm9k_resource[] = {
135 [0] = {
136 .start = S3C2410_CS3,
137 .end = S3C2410_CS3 + 3,
138 .flags = IORESOURCE_MEM
139 },
140 [1] = {
141 .start = S3C2410_CS3 + 4,
142 .end = S3C2410_CS3 + 7,
143 .flags = IORESOURCE_MEM
144 },
145 [2] = {
146 .start = IRQ_EINT7,
147 .end = IRQ_EINT7,
148 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHEDGE,
149 }
150};
151
152static struct dm9000_plat_data at2440evb_dm9k_pdata = {
153 .flags = (DM9000_PLATF_16BITONLY | DM9000_PLATF_NO_EEPROM),
154};
155
156static struct platform_device at2440evb_device_eth = {
157 .name = "dm9000",
158 .id = -1,
159 .num_resources = ARRAY_SIZE(at2440evb_dm9k_resource),
160 .resource = at2440evb_dm9k_resource,
161 .dev = {
162 .platform_data = &at2440evb_dm9k_pdata,
163 },
164};
165
Ramax Lo4ab989712008-07-07 18:12:36 +0100166static struct platform_device *at2440evb_devices[] __initdata = {
167 &s3c_device_usb,
168 &s3c_device_wdt,
169 &s3c_device_adc,
Ben Dooks3e1b7762008-10-31 16:14:40 +0000170 &s3c_device_i2c0,
Ramax Lo4ab989712008-07-07 18:12:36 +0100171 &s3c_device_rtc,
172 &s3c_device_nand,
Ramax Lo66493c22008-07-07 18:12:37 +0100173 &at2440evb_device_eth,
Ramax Lo4ab989712008-07-07 18:12:36 +0100174};
175
176static void __init at2440evb_map_io(void)
177{
178 s3c_device_nand.dev.platform_data = &at2440evb_nand_info;
179
180 s3c24xx_init_io(at2440evb_iodesc, ARRAY_SIZE(at2440evb_iodesc));
181 s3c24xx_init_clocks(16934400);
182 s3c24xx_init_uarts(at2440evb_uartcfgs, ARRAY_SIZE(at2440evb_uartcfgs));
183}
184
185static void __init at2440evb_init(void)
186{
Ben Dooks3e1b7762008-10-31 16:14:40 +0000187 s3c_i2c0_set_platdata(NULL);
Ramax Lo4ab989712008-07-07 18:12:36 +0100188 platform_add_devices(at2440evb_devices, ARRAY_SIZE(at2440evb_devices));
189}
190
191
192MACHINE_START(AT2440EVB, "AT2440EVB")
193 .phys_io = S3C2410_PA_UART,
194 .io_pg_offst = (((u32)S3C24XX_VA_UART) >> 18) & 0xfffc,
195 .boot_params = S3C2410_SDRAM_PA + 0x100,
196 .map_io = at2440evb_map_io,
197 .init_machine = at2440evb_init,
198 .init_irq = s3c24xx_init_irq,
199 .timer = &s3c24xx_timer,
200MACHINE_END