blob: 11318dea6ebe0067a8997ace75375a4a13c34e6b [file] [log] [blame]
Matthew R. Ochsc21e0bb2015-06-09 17:15:52 -05001/*
2 * CXL Flash Device Driver
3 *
4 * Written by: Manoj N. Kumar <manoj@linux.vnet.ibm.com>, IBM Corporation
5 * Matthew R. Ochs <mrochs@linux.vnet.ibm.com>, IBM Corporation
6 *
7 * Copyright (C) 2015 IBM Corporation
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License
11 * as published by the Free Software Foundation; either version
12 * 2 of the License, or (at your option) any later version.
13 */
14
15#ifndef _CXLFLASH_COMMON_H
16#define _CXLFLASH_COMMON_H
17
18#include <linux/list.h>
Matthew R. Ochs0a27ae52015-10-21 15:11:52 -050019#include <linux/rwsem.h>
Matthew R. Ochsc21e0bb2015-06-09 17:15:52 -050020#include <linux/types.h>
21#include <scsi/scsi.h>
22#include <scsi/scsi_device.h>
23
24
25#define MAX_CONTEXT CXLFLASH_MAX_CONTEXT /* num contexts per afu */
26
27#define CXLFLASH_BLOCK_SIZE 4096 /* 4K blocks */
28#define CXLFLASH_MAX_XFER_SIZE 16777216 /* 16MB transfer */
29#define CXLFLASH_MAX_SECTORS (CXLFLASH_MAX_XFER_SIZE/512) /* SCSI wants
30 max_sectors
31 in units of
32 512 byte
33 sectors
34 */
35
36#define NUM_RRQ_ENTRY 16 /* for master issued cmds */
37#define MAX_RHT_PER_CONTEXT (PAGE_SIZE / sizeof(struct sisl_rht_entry))
38
39/* AFU command retry limit */
40#define MC_RETRY_CNT 5 /* sufficient for SCSI check and
41 certain AFU errors */
42
43/* Command management definitions */
44#define CXLFLASH_NUM_CMDS (2 * CXLFLASH_MAX_CMDS) /* Must be a pow2 for
45 alignment and more
46 efficient array
47 index derivation
48 */
49
50#define CXLFLASH_MAX_CMDS 16
51#define CXLFLASH_MAX_CMDS_PER_LUN CXLFLASH_MAX_CMDS
52
53
54static inline void check_sizes(void)
55{
56 BUILD_BUG_ON_NOT_POWER_OF_2(CXLFLASH_NUM_CMDS);
57}
58
59/* AFU defines a fixed size of 4K for command buffers (borrow 4K page define) */
60#define CMD_BUFSIZE SIZE_4K
61
62/* flags in IOA status area for host use */
63#define B_DONE 0x01
64#define B_ERROR 0x02 /* set with B_DONE */
65#define B_TIMEOUT 0x04 /* set with B_DONE & B_ERROR */
66
67enum cxlflash_lr_state {
68 LINK_RESET_INVALID,
69 LINK_RESET_REQUIRED,
70 LINK_RESET_COMPLETE
71};
72
73enum cxlflash_init_state {
74 INIT_STATE_NONE,
75 INIT_STATE_PCI,
76 INIT_STATE_AFU,
77 INIT_STATE_SCSI
78};
79
Matthew R. Ochs5cdac812015-08-13 21:47:34 -050080enum cxlflash_state {
81 STATE_NORMAL, /* Normal running state, everything good */
Matthew R. Ochs439e85c2015-10-21 15:12:00 -050082 STATE_RESET, /* Reset state, trying to reset/recover */
Matthew R. Ochs5cdac812015-08-13 21:47:34 -050083 STATE_FAILTERM /* Failed/terminating state, error out users/threads */
84};
85
Matthew R. Ochsc21e0bb2015-06-09 17:15:52 -050086/*
87 * Each context has its own set of resource handles that is visible
88 * only from that context.
89 */
90
91struct cxlflash_cfg {
92 struct afu *afu;
93 struct cxl_context *mcctx;
94
95 struct pci_dev *dev;
96 struct pci_device_id *dev_id;
97 struct Scsi_Host *host;
98
99 ulong cxlflash_regs_pci;
100
Matthew R. Ochsc21e0bb2015-06-09 17:15:52 -0500101 struct work_struct work_q;
102 enum cxlflash_init_state init_state;
103 enum cxlflash_lr_state lr_state;
104 int lr_port;
105
106 struct cxl_afu *cxl_afu;
107
108 struct pci_pool *cxlflash_cmd_pool;
109 struct pci_dev *parent_dev;
110
Matthew R. Ochs65be2c72015-08-13 21:47:43 -0500111 atomic_t recovery_threads;
112 struct mutex ctx_recovery_mutex;
113 struct mutex ctx_tbl_list_mutex;
Matthew R. Ochs0a27ae52015-10-21 15:11:52 -0500114 struct rw_semaphore ioctl_rwsem;
Matthew R. Ochs65be2c72015-08-13 21:47:43 -0500115 struct ctx_info *ctx_tbl[MAX_CONTEXT];
116 struct list_head ctx_err_recovery; /* contexts w/ recovery pending */
117 struct file_operations cxl_fops;
118
119 atomic_t num_user_contexts;
120
Matthew R. Ochs2cb79262015-08-13 21:47:53 -0500121 /* Parameters that are LUN table related */
122 int last_lun_index[CXLFLASH_NUM_FC_PORTS];
123 int promote_lun_index;
Matthew R. Ochs65be2c72015-08-13 21:47:43 -0500124 struct list_head lluns; /* list of llun_info structs */
125
Matthew R. Ochsc21e0bb2015-06-09 17:15:52 -0500126 wait_queue_head_t tmf_waitq;
127 bool tmf_active;
Matthew R. Ochs439e85c2015-10-21 15:12:00 -0500128 wait_queue_head_t reset_waitq;
Matthew R. Ochs5cdac812015-08-13 21:47:34 -0500129 enum cxlflash_state state;
Matthew R. Ochsc21e0bb2015-06-09 17:15:52 -0500130};
131
132struct afu_cmd {
133 struct sisl_ioarcb rcb; /* IOARCB (cache line aligned) */
134 struct sisl_ioasa sa; /* IOASA must follow IOARCB */
135 spinlock_t slock;
136 struct completion cevent;
137 char *buf; /* per command buffer */
138 struct afu *parent;
139 int slot;
140 atomic_t free;
141
142 u8 cmd_tmf:1;
143
144 /* As per the SISLITE spec the IOARCB EA has to be 16-byte aligned.
145 * However for performance reasons the IOARCB/IOASA should be
146 * cache line aligned.
147 */
148} __aligned(cache_line_size());
149
150struct afu {
151 /* Stuff requiring alignment go first. */
152
153 u64 rrq_entry[NUM_RRQ_ENTRY]; /* 128B RRQ */
154 /*
155 * Command & data for AFU commands.
156 */
157 struct afu_cmd cmd[CXLFLASH_NUM_CMDS];
158
159 /* Beware of alignment till here. Preferably introduce new
160 * fields after this point
161 */
162
163 /* AFU HW */
164 struct cxl_ioctl_start_work work;
165 struct cxlflash_afu_map *afu_map; /* entire MMIO map */
166 struct sisl_host_map *host_map; /* MC host map */
167 struct sisl_ctrl_map *ctrl_map; /* MC control map */
168
169 ctx_hndl_t ctx_hndl; /* master's context handle */
170 u64 *hrrq_start;
171 u64 *hrrq_end;
172 u64 *hrrq_curr;
173 bool toggle;
174 bool read_room;
175 atomic64_t room;
176 u64 hb;
177 u32 cmd_couts; /* Number of command checkouts */
178 u32 internal_lun; /* User-desired LUN mode for this AFU */
179
180 char version[8];
181 u64 interface_version;
182
183 struct cxlflash_cfg *parent; /* Pointer back to parent cxlflash_cfg */
184
185};
186
187static inline u64 lun_to_lunid(u64 lun)
188{
189 u64 lun_id;
190
191 int_to_scsilun(lun, (struct scsi_lun *)&lun_id);
192 return swab64(lun_id);
193}
194
195int cxlflash_send_cmd(struct afu *, struct afu_cmd *);
196void cxlflash_wait_resp(struct afu *, struct afu_cmd *);
197int cxlflash_afu_reset(struct cxlflash_cfg *);
198struct afu_cmd *cxlflash_cmd_checkout(struct afu *);
199void cxlflash_cmd_checkin(struct afu_cmd *);
200int cxlflash_afu_sync(struct afu *, ctx_hndl_t, res_hndl_t, u8);
Matthew R. Ochs65be2c72015-08-13 21:47:43 -0500201void cxlflash_list_init(void);
202void cxlflash_term_global_luns(void);
203void cxlflash_free_errpage(void);
204int cxlflash_ioctl(struct scsi_device *, int, void __user *);
205void cxlflash_stop_term_user_contexts(struct cxlflash_cfg *);
206int cxlflash_mark_contexts_error(struct cxlflash_cfg *);
207void cxlflash_term_local_luns(struct cxlflash_cfg *);
Matthew R. Ochs2cb79262015-08-13 21:47:53 -0500208void cxlflash_restore_luntable(struct cxlflash_cfg *);
Matthew R. Ochs65be2c72015-08-13 21:47:43 -0500209
Matthew R. Ochsc21e0bb2015-06-09 17:15:52 -0500210#endif /* ifndef _CXLFLASH_COMMON_H */