blob: 7f287a86941ef85ac04a23d79be1b07b2ac0fea7 [file] [log] [blame]
Grant Likely8e267f32011-07-19 17:26:54 -06001/*
2 * nVidia Tegra device tree board support
3 *
4 * Copyright (C) 2010 Secret Lab Technologies, Ltd.
5 * Copyright (C) 2010 Google, Inc.
6 *
7 * This software is licensed under the terms of the GNU General Public
8 * License version 2, as published by the Free Software Foundation, and
9 * may be copied, distributed, and modified under those terms.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 */
17
18#include <linux/kernel.h>
19#include <linux/init.h>
20#include <linux/platform_device.h>
21#include <linux/serial_8250.h>
22#include <linux/clk.h>
23#include <linux/dma-mapping.h>
24#include <linux/irqdomain.h>
25#include <linux/of.h>
26#include <linux/of_address.h>
27#include <linux/of_fdt.h>
28#include <linux/of_irq.h>
29#include <linux/of_platform.h>
30#include <linux/pda_power.h>
31#include <linux/io.h>
32#include <linux/i2c.h>
33#include <linux/i2c-tegra.h>
34
35#include <asm/mach-types.h>
36#include <asm/mach/arch.h>
37#include <asm/mach/time.h>
38#include <asm/setup.h>
39
40#include <mach/iomap.h>
41#include <mach/irqs.h>
42
43#include "board.h"
44#include "board-harmony.h"
45#include "clock.h"
46#include "devices.h"
47
48void harmony_pinmux_init(void);
49void seaboard_pinmux_init(void);
Peter De Schrijveradd29e62011-10-12 14:53:05 +030050void ventana_pinmux_init(void);
Grant Likely8e267f32011-07-19 17:26:54 -060051
52struct of_dev_auxdata tegra20_auxdata_lookup[] __initdata = {
53 OF_DEV_AUXDATA("nvidia,tegra20-sdhci", TEGRA_SDMMC1_BASE, "sdhci-tegra.0", NULL),
54 OF_DEV_AUXDATA("nvidia,tegra20-sdhci", TEGRA_SDMMC2_BASE, "sdhci-tegra.1", NULL),
55 OF_DEV_AUXDATA("nvidia,tegra20-sdhci", TEGRA_SDMMC3_BASE, "sdhci-tegra.2", NULL),
56 OF_DEV_AUXDATA("nvidia,tegra20-sdhci", TEGRA_SDMMC4_BASE, "sdhci-tegra.3", NULL),
57 OF_DEV_AUXDATA("nvidia,tegra20-i2c", TEGRA_I2C_BASE, "tegra-i2c.0", NULL),
58 OF_DEV_AUXDATA("nvidia,tegra20-i2c", TEGRA_I2C2_BASE, "tegra-i2c.1", NULL),
59 OF_DEV_AUXDATA("nvidia,tegra20-i2c", TEGRA_I2C3_BASE, "tegra-i2c.2", NULL),
60 OF_DEV_AUXDATA("nvidia,tegra20-i2c", TEGRA_DVC_BASE, "tegra-i2c.3", NULL),
61 OF_DEV_AUXDATA("nvidia,tegra20-i2s", TEGRA_I2S1_BASE, "tegra-i2s.0", NULL),
62 OF_DEV_AUXDATA("nvidia,tegra20-i2s", TEGRA_I2S1_BASE, "tegra-i2s.1", NULL),
63 OF_DEV_AUXDATA("nvidia,tegra20-das", TEGRA_APB_MISC_DAS_BASE, "tegra-das", NULL),
Olof Johansson4a53f4e2011-11-04 09:12:40 +000064 OF_DEV_AUXDATA("nvidia,tegra20-ehci", TEGRA_USB_BASE, "tegra-ehci.0",
65 &tegra_ehci1_device.dev.platform_data),
66 OF_DEV_AUXDATA("nvidia,tegra20-ehci", TEGRA_USB2_BASE, "tegra-ehci.1",
67 &tegra_ehci2_device.dev.platform_data),
68 OF_DEV_AUXDATA("nvidia,tegra20-ehci", TEGRA_USB3_BASE, "tegra-ehci.2",
69 &tegra_ehci3_device.dev.platform_data),
Grant Likely8e267f32011-07-19 17:26:54 -060070 {}
71};
72
73static __initdata struct tegra_clk_init_table tegra_dt_clk_init_table[] = {
74 /* name parent rate enabled */
75 { "uartd", "pll_p", 216000000, true },
Olof Johansson4a53f4e2011-11-04 09:12:40 +000076 { "usbd", "clk_m", 12000000, false },
77 { "usb2", "clk_m", 12000000, false },
78 { "usb3", "clk_m", 12000000, false },
Grant Likely8e267f32011-07-19 17:26:54 -060079 { NULL, NULL, 0, 0},
80};
81
82static struct of_device_id tegra_dt_match_table[] __initdata = {
83 { .compatible = "simple-bus", },
84 {}
85};
86
87static struct of_device_id tegra_dt_gic_match[] __initdata = {
88 { .compatible = "nvidia,tegra20-gic", },
89 {}
90};
91
Peter De Schrijveradd29e62011-10-12 14:53:05 +030092static struct {
93 char *machine;
94 void (*init)(void);
95} pinmux_configs[] = {
96 { "nvidia,harmony", harmony_pinmux_init },
97 { "nvidia,seaboard", seaboard_pinmux_init },
98 { "nvidia,ventana", ventana_pinmux_init },
99};
100
Grant Likely8e267f32011-07-19 17:26:54 -0600101static void __init tegra_dt_init(void)
102{
103 struct device_node *node;
Peter De Schrijveradd29e62011-10-12 14:53:05 +0300104 int i;
Grant Likely8e267f32011-07-19 17:26:54 -0600105
106 node = of_find_matching_node_by_address(NULL, tegra_dt_gic_match,
107 TEGRA_ARM_INT_DIST_BASE);
108 if (node)
109 irq_domain_add_simple(node, INT_GIC_BASE);
110
111 tegra_clk_init_from_table(tegra_dt_clk_init_table);
112
Stephen Warren4b91b6f2011-10-25 02:01:27 +0000113 /*
114 * Finished with the static registrations now; fill in the missing
115 * devices
116 */
117 of_platform_populate(NULL, tegra_dt_match_table,
118 tegra20_auxdata_lookup, NULL);
119
Peter De Schrijveradd29e62011-10-12 14:53:05 +0300120 for (i = 0; i < ARRAY_SIZE(pinmux_configs); i++) {
121 if (of_machine_is_compatible(pinmux_configs[i].machine)) {
122 pinmux_configs[i].init();
123 break;
124 }
125 }
126
127 WARN(i == ARRAY_SIZE(pinmux_configs),
128 "Unknown platform! Pinmuxing not initialized\n");
Grant Likely8e267f32011-07-19 17:26:54 -0600129}
130
131static const char * tegra_dt_board_compat[] = {
132 "nvidia,harmony",
133 "nvidia,seaboard",
Peter De Schrijveradd29e62011-10-12 14:53:05 +0300134 "nvidia,ventana",
Grant Likely8e267f32011-07-19 17:26:54 -0600135 NULL
136};
137
138DT_MACHINE_START(TEGRA_DT, "nVidia Tegra (Flattened Device Tree)")
139 .map_io = tegra_map_common_io,
140 .init_early = tegra_init_early,
141 .init_irq = tegra_init_irq,
142 .timer = &tegra_timer,
143 .init_machine = tegra_dt_init,
144 .dt_compat = tegra_dt_board_compat,
145MACHINE_END