blob: 29d76986b40b83081474d1db946af72d5cdc1eb9 [file] [log] [blame]
Russell King5e742ad2005-08-18 10:08:15 +01001/*
2 * linux/drivers/mfd/mcp-sa11x0.c
3 *
4 * Copyright (C) 2001-2005 Russell King
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License.
9 *
10 * SA11x0 MCP (Multimedia Communications Port) driver.
11 *
12 * MCP read/write timeouts from Jordi Colomer, rehacked by rmk.
13 */
14#include <linux/module.h>
Russell King45c7f752012-01-20 23:09:42 +000015#include <linux/io.h>
Russell King5e742ad2005-08-18 10:08:15 +010016#include <linux/errno.h>
17#include <linux/kernel.h>
18#include <linux/delay.h>
19#include <linux/spinlock.h>
Russell Kingd052d1b2005-10-29 19:07:23 +010020#include <linux/platform_device.h>
Russell King2796e392012-01-21 09:34:30 +000021#include <linux/pm.h>
Thomas Kunzec8602ed2009-02-10 14:54:57 +010022#include <linux/mfd/mcp.h>
Russell King5e742ad2005-08-18 10:08:15 +010023
Russell Kinga09e64f2008-08-05 16:14:15 +010024#include <mach/hardware.h>
Russell King5e742ad2005-08-18 10:08:15 +010025#include <asm/mach-types.h>
Arnd Bergmanna1fd8442012-08-24 15:17:38 +020026#include <linux/platform_data/mfd-mcp-sa11x0.h>
Russell King5e742ad2005-08-18 10:08:15 +010027
Russell Kingc4592ce2012-01-20 22:30:15 +000028#define DRIVER_NAME "sa11x0-mcp"
Russell King5e742ad2005-08-18 10:08:15 +010029
30struct mcp_sa11x0 {
Russell King45c7f752012-01-20 23:09:42 +000031 void __iomem *base0;
32 void __iomem *base1;
33 u32 mccr0;
34 u32 mccr1;
Russell King5e742ad2005-08-18 10:08:15 +010035};
36
Russell King45c7f752012-01-20 23:09:42 +000037/* Register offsets */
38#define MCCR0(m) ((m)->base0 + 0x00)
39#define MCDR0(m) ((m)->base0 + 0x08)
40#define MCDR1(m) ((m)->base0 + 0x0c)
41#define MCDR2(m) ((m)->base0 + 0x10)
42#define MCSR(m) ((m)->base0 + 0x18)
43#define MCCR1(m) ((m)->base1 + 0x00)
44
Russell King5e742ad2005-08-18 10:08:15 +010045#define priv(mcp) ((struct mcp_sa11x0 *)mcp_priv(mcp))
46
47static void
48mcp_sa11x0_set_telecom_divisor(struct mcp *mcp, unsigned int divisor)
49{
Russell King45c7f752012-01-20 23:09:42 +000050 struct mcp_sa11x0 *m = priv(mcp);
Russell King5e742ad2005-08-18 10:08:15 +010051
52 divisor /= 32;
53
Russell King45c7f752012-01-20 23:09:42 +000054 m->mccr0 &= ~0x00007f00;
55 m->mccr0 |= divisor << 8;
56 writel_relaxed(m->mccr0, MCCR0(m));
Russell King5e742ad2005-08-18 10:08:15 +010057}
58
59static void
60mcp_sa11x0_set_audio_divisor(struct mcp *mcp, unsigned int divisor)
61{
Russell King45c7f752012-01-20 23:09:42 +000062 struct mcp_sa11x0 *m = priv(mcp);
Russell King5e742ad2005-08-18 10:08:15 +010063
64 divisor /= 32;
65
Russell King45c7f752012-01-20 23:09:42 +000066 m->mccr0 &= ~0x0000007f;
67 m->mccr0 |= divisor;
68 writel_relaxed(m->mccr0, MCCR0(m));
Russell King5e742ad2005-08-18 10:08:15 +010069}
70
71/*
72 * Write data to the device. The bit should be set after 3 subframe
73 * times (each frame is 64 clocks). We wait a maximum of 6 subframes.
74 * We really should try doing something more productive while we
75 * wait.
76 */
77static void
78mcp_sa11x0_write(struct mcp *mcp, unsigned int reg, unsigned int val)
79{
Russell King45c7f752012-01-20 23:09:42 +000080 struct mcp_sa11x0 *m = priv(mcp);
Russell King5e742ad2005-08-18 10:08:15 +010081 int ret = -ETIME;
82 int i;
83
Russell King45c7f752012-01-20 23:09:42 +000084 writel_relaxed(reg << 17 | MCDR2_Wr | (val & 0xffff), MCDR2(m));
Russell King5e742ad2005-08-18 10:08:15 +010085
86 for (i = 0; i < 2; i++) {
87 udelay(mcp->rw_timeout);
Russell King45c7f752012-01-20 23:09:42 +000088 if (readl_relaxed(MCSR(m)) & MCSR_CWC) {
Russell King5e742ad2005-08-18 10:08:15 +010089 ret = 0;
90 break;
91 }
92 }
93
94 if (ret < 0)
95 printk(KERN_WARNING "mcp: write timed out\n");
96}
97
98/*
99 * Read data from the device. The bit should be set after 3 subframe
100 * times (each frame is 64 clocks). We wait a maximum of 6 subframes.
101 * We really should try doing something more productive while we
102 * wait.
103 */
104static unsigned int
105mcp_sa11x0_read(struct mcp *mcp, unsigned int reg)
106{
Russell King45c7f752012-01-20 23:09:42 +0000107 struct mcp_sa11x0 *m = priv(mcp);
Russell King5e742ad2005-08-18 10:08:15 +0100108 int ret = -ETIME;
109 int i;
110
Russell King45c7f752012-01-20 23:09:42 +0000111 writel_relaxed(reg << 17 | MCDR2_Rd, MCDR2(m));
Russell King5e742ad2005-08-18 10:08:15 +0100112
113 for (i = 0; i < 2; i++) {
114 udelay(mcp->rw_timeout);
Russell King45c7f752012-01-20 23:09:42 +0000115 if (readl_relaxed(MCSR(m)) & MCSR_CRC) {
116 ret = readl_relaxed(MCDR2(m)) & 0xffff;
Russell King5e742ad2005-08-18 10:08:15 +0100117 break;
118 }
119 }
120
121 if (ret < 0)
122 printk(KERN_WARNING "mcp: read timed out\n");
123
124 return ret;
125}
126
127static void mcp_sa11x0_enable(struct mcp *mcp)
128{
Russell King45c7f752012-01-20 23:09:42 +0000129 struct mcp_sa11x0 *m = priv(mcp);
130
131 writel(-1, MCSR(m));
132 m->mccr0 |= MCCR0_MCE;
133 writel_relaxed(m->mccr0, MCCR0(m));
Russell King5e742ad2005-08-18 10:08:15 +0100134}
135
136static void mcp_sa11x0_disable(struct mcp *mcp)
137{
Russell King45c7f752012-01-20 23:09:42 +0000138 struct mcp_sa11x0 *m = priv(mcp);
139
140 m->mccr0 &= ~MCCR0_MCE;
141 writel_relaxed(m->mccr0, MCCR0(m));
Russell King5e742ad2005-08-18 10:08:15 +0100142}
143
144/*
145 * Our methods.
146 */
147static struct mcp_ops mcp_sa11x0 = {
148 .set_telecom_divisor = mcp_sa11x0_set_telecom_divisor,
149 .set_audio_divisor = mcp_sa11x0_set_audio_divisor,
150 .reg_write = mcp_sa11x0_write,
151 .reg_read = mcp_sa11x0_read,
152 .enable = mcp_sa11x0_enable,
153 .disable = mcp_sa11x0_disable,
154};
155
Russell King45c7f752012-01-20 23:09:42 +0000156static int mcp_sa11x0_probe(struct platform_device *dev)
Russell King5e742ad2005-08-18 10:08:15 +0100157{
Jingoo Han334a41c2013-07-30 17:10:05 +0900158 struct mcp_plat_data *data = dev_get_platdata(&dev->dev);
Russell King45c7f752012-01-20 23:09:42 +0000159 struct resource *mem0, *mem1;
160 struct mcp_sa11x0 *m;
Russell King5e742ad2005-08-18 10:08:15 +0100161 struct mcp *mcp;
162 int ret;
163
Russell King323cdfc2005-08-18 10:10:46 +0100164 if (!data)
Russell King5e742ad2005-08-18 10:08:15 +0100165 return -ENODEV;
166
Russell King45c7f752012-01-20 23:09:42 +0000167 mem0 = platform_get_resource(dev, IORESOURCE_MEM, 0);
168 mem1 = platform_get_resource(dev, IORESOURCE_MEM, 1);
169 if (!mem0 || !mem1)
170 return -ENXIO;
Russell King5e742ad2005-08-18 10:08:15 +0100171
Russell King45c7f752012-01-20 23:09:42 +0000172 if (!request_mem_region(mem0->start, resource_size(mem0),
173 DRIVER_NAME)) {
174 ret = -EBUSY;
175 goto err_mem0;
176 }
177
178 if (!request_mem_region(mem1->start, resource_size(mem1),
179 DRIVER_NAME)) {
180 ret = -EBUSY;
181 goto err_mem1;
182 }
183
184 mcp = mcp_host_alloc(&dev->dev, sizeof(struct mcp_sa11x0));
Russell King5e742ad2005-08-18 10:08:15 +0100185 if (!mcp) {
186 ret = -ENOMEM;
Russell King45c7f752012-01-20 23:09:42 +0000187 goto err_alloc;
Russell King5e742ad2005-08-18 10:08:15 +0100188 }
189
190 mcp->owner = THIS_MODULE;
191 mcp->ops = &mcp_sa11x0;
Russell King323cdfc2005-08-18 10:10:46 +0100192 mcp->sclk_rate = data->sclk_rate;
Russell King5e742ad2005-08-18 10:08:15 +0100193
Russell King45c7f752012-01-20 23:09:42 +0000194 m = priv(mcp);
195 m->mccr0 = data->mccr0 | 0x7f7f;
196 m->mccr1 = data->mccr1;
197
198 m->base0 = ioremap(mem0->start, resource_size(mem0));
199 m->base1 = ioremap(mem1->start, resource_size(mem1));
200 if (!m->base0 || !m->base1) {
201 ret = -ENOMEM;
202 goto err_ioremap;
203 }
204
205 platform_set_drvdata(dev, mcp);
Russell King5e742ad2005-08-18 10:08:15 +0100206
Russell King216f63c2012-01-20 17:37:21 +0000207 /*
Russell King323cdfc2005-08-18 10:10:46 +0100208 * Initialise device. Note that we initially
209 * set the sampling rate to minimum.
210 */
Russell King45c7f752012-01-20 23:09:42 +0000211 writel_relaxed(-1, MCSR(m));
212 writel_relaxed(m->mccr1, MCCR1(m));
213 writel_relaxed(m->mccr0, MCCR0(m));
Russell King5e742ad2005-08-18 10:08:15 +0100214
215 /*
216 * Calculate the read/write timeout (us) from the bit clock
217 * rate. This is the period for 3 64-bit frames. Always
218 * round this time up.
219 */
220 mcp->rw_timeout = (64 * 3 * 1000000 + mcp->sclk_rate - 1) /
221 mcp->sclk_rate;
222
Russell Kingabe06082012-01-20 22:13:52 +0000223 ret = mcp_host_add(mcp, data->codec_pdata);
Russell King5e742ad2005-08-18 10:08:15 +0100224 if (ret == 0)
Russell King45c7f752012-01-20 23:09:42 +0000225 return 0;
Russell King5e742ad2005-08-18 10:08:15 +0100226
Russell King45c7f752012-01-20 23:09:42 +0000227 err_ioremap:
228 iounmap(m->base1);
229 iounmap(m->base0);
Russell King30816ac2012-01-20 22:51:07 +0000230 mcp_host_free(mcp);
Russell King45c7f752012-01-20 23:09:42 +0000231 err_alloc:
232 release_mem_region(mem1->start, resource_size(mem1));
233 err_mem1:
234 release_mem_region(mem0->start, resource_size(mem0));
235 err_mem0:
Russell King5e742ad2005-08-18 10:08:15 +0100236 return ret;
237}
238
Russell King216f63c2012-01-20 17:37:21 +0000239static int mcp_sa11x0_remove(struct platform_device *dev)
Russell King5e742ad2005-08-18 10:08:15 +0100240{
Russell King216f63c2012-01-20 17:37:21 +0000241 struct mcp *mcp = platform_get_drvdata(dev);
Russell King45c7f752012-01-20 23:09:42 +0000242 struct mcp_sa11x0 *m = priv(mcp);
243 struct resource *mem0, *mem1;
244
Russell Kinga4b54ac2012-01-21 18:26:17 +0000245 if (m->mccr0 & MCCR0_MCE)
246 dev_warn(&dev->dev,
247 "device left active (missing disable call?)\n");
248
Russell King45c7f752012-01-20 23:09:42 +0000249 mem0 = platform_get_resource(dev, IORESOURCE_MEM, 0);
250 mem1 = platform_get_resource(dev, IORESOURCE_MEM, 1);
Russell King5e742ad2005-08-18 10:08:15 +0100251
Russell King30816ac2012-01-20 22:51:07 +0000252 mcp_host_del(mcp);
Russell King45c7f752012-01-20 23:09:42 +0000253 iounmap(m->base1);
254 iounmap(m->base0);
Russell King30816ac2012-01-20 22:51:07 +0000255 mcp_host_free(mcp);
Russell King45c7f752012-01-20 23:09:42 +0000256 release_mem_region(mem1->start, resource_size(mem1));
257 release_mem_region(mem0->start, resource_size(mem0));
Russell King5e742ad2005-08-18 10:08:15 +0100258
259 return 0;
260}
261
Russell King2796e392012-01-21 09:34:30 +0000262#ifdef CONFIG_PM_SLEEP
263static int mcp_sa11x0_suspend(struct device *dev)
Russell King5e742ad2005-08-18 10:08:15 +0100264{
Russell King2796e392012-01-21 09:34:30 +0000265 struct mcp_sa11x0 *m = priv(dev_get_drvdata(dev));
Russell King5e742ad2005-08-18 10:08:15 +0100266
Russell Kinga4b54ac2012-01-21 18:26:17 +0000267 if (m->mccr0 & MCCR0_MCE)
268 dev_warn(dev, "device left active (missing disable call?)\n");
269
Russell King45c7f752012-01-20 23:09:42 +0000270 writel(m->mccr0 & ~MCCR0_MCE, MCCR0(m));
Russell King9480e302005-10-28 09:52:56 -0700271
Russell King5e742ad2005-08-18 10:08:15 +0100272 return 0;
273}
274
Russell King2796e392012-01-21 09:34:30 +0000275static int mcp_sa11x0_resume(struct device *dev)
Russell King5e742ad2005-08-18 10:08:15 +0100276{
Russell King2796e392012-01-21 09:34:30 +0000277 struct mcp_sa11x0 *m = priv(dev_get_drvdata(dev));
Russell King5e742ad2005-08-18 10:08:15 +0100278
Russell King45c7f752012-01-20 23:09:42 +0000279 writel_relaxed(m->mccr1, MCCR1(m));
280 writel_relaxed(m->mccr0, MCCR0(m));
Russell King9480e302005-10-28 09:52:56 -0700281
Russell King5e742ad2005-08-18 10:08:15 +0100282 return 0;
283}
Russell King2796e392012-01-21 09:34:30 +0000284#endif
285
286static const struct dev_pm_ops mcp_sa11x0_pm_ops = {
Russell Kinga6aecae2012-01-21 18:03:00 +0000287#ifdef CONFIG_PM_SLEEP
288 .suspend = mcp_sa11x0_suspend,
289 .freeze = mcp_sa11x0_suspend,
290 .poweroff = mcp_sa11x0_suspend,
291 .resume_noirq = mcp_sa11x0_resume,
292 .thaw_noirq = mcp_sa11x0_resume,
293 .restore_noirq = mcp_sa11x0_resume,
294#endif
Russell King2796e392012-01-21 09:34:30 +0000295};
Russell King5e742ad2005-08-18 10:08:15 +0100296
Russell King3ae5eae2005-11-09 22:32:44 +0000297static struct platform_driver mcp_sa11x0_driver = {
Russell King5e742ad2005-08-18 10:08:15 +0100298 .probe = mcp_sa11x0_probe,
299 .remove = mcp_sa11x0_remove,
Russell King3ae5eae2005-11-09 22:32:44 +0000300 .driver = {
Russell Kingc4592ce2012-01-20 22:30:15 +0000301 .name = DRIVER_NAME,
302 .owner = THIS_MODULE,
Russell King2796e392012-01-21 09:34:30 +0000303 .pm = &mcp_sa11x0_pm_ops,
Russell King3ae5eae2005-11-09 22:32:44 +0000304 },
Russell King5e742ad2005-08-18 10:08:15 +0100305};
306
307/*
308 * This needs re-working
309 */
Mark Brown65349d62011-11-23 22:58:34 +0000310module_platform_driver(mcp_sa11x0_driver);
Russell King5e742ad2005-08-18 10:08:15 +0100311
Russell Kingc4592ce2012-01-20 22:30:15 +0000312MODULE_ALIAS("platform:" DRIVER_NAME);
Russell King5e742ad2005-08-18 10:08:15 +0100313MODULE_AUTHOR("Russell King <rmk@arm.linux.org.uk>");
314MODULE_DESCRIPTION("SA11x0 multimedia communications port driver");
315MODULE_LICENSE("GPL");