blob: 28fa3aaf63672b85ec169994cbd65a4d9d2dd823 [file] [log] [blame]
Andre Przywara83215812014-06-07 00:53:08 +02001/*
2 * Copyright (C) 2012-2014 ARM Ltd.
3 * Author: Marc Zyngier <marc.zyngier@arm.com>
4 *
5 * Derived from virt/kvm/arm/vgic.c
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program. If not, see <http://www.gnu.org/licenses/>.
18 */
19
20#ifndef __KVM_VGIC_H__
21#define __KVM_VGIC_H__
22
Andre Przywara6777f772015-03-26 14:39:34 +000023#include <kvm/iodev.h>
24
Andre Przywara83215812014-06-07 00:53:08 +020025#define VGIC_ADDR_UNDEF (-1)
26#define IS_VGIC_ADDR_UNDEF(_x) ((_x) == VGIC_ADDR_UNDEF)
27
28#define PRODUCT_ID_KVM 0x4b /* ASCII code K */
29#define IMPLEMENTER_ARM 0x43b
30
31#define ACCESS_READ_VALUE (1 << 0)
32#define ACCESS_READ_RAZ (0 << 0)
33#define ACCESS_READ_MASK(x) ((x) & (1 << 0))
34#define ACCESS_WRITE_IGNORED (0 << 1)
35#define ACCESS_WRITE_SETBIT (1 << 1)
36#define ACCESS_WRITE_CLEARBIT (2 << 1)
37#define ACCESS_WRITE_VALUE (3 << 1)
38#define ACCESS_WRITE_MASK(x) ((x) & (3 << 1))
39
Andre Przywaraa0675c22014-06-07 00:54:51 +020040#define VCPU_NOT_ALLOCATED ((u8)-1)
41
Andre Przywara83215812014-06-07 00:53:08 +020042unsigned long *vgic_bitmap_get_shared_map(struct vgic_bitmap *x);
43
44void vgic_update_state(struct kvm *kvm);
45int vgic_init_common_maps(struct kvm *kvm);
46
47u32 *vgic_bitmap_get_reg(struct vgic_bitmap *x, int cpuid, u32 offset);
48u32 *vgic_bytemap_get_reg(struct vgic_bytemap *x, int cpuid, u32 offset);
49
50void vgic_dist_irq_set_pending(struct kvm_vcpu *vcpu, int irq);
51void vgic_dist_irq_clear_pending(struct kvm_vcpu *vcpu, int irq);
52void vgic_cpu_irq_clear(struct kvm_vcpu *vcpu, int irq);
53void vgic_bitmap_set_irq_val(struct vgic_bitmap *x, int cpuid,
54 int irq, int val);
55
56void vgic_get_vmcr(struct kvm_vcpu *vcpu, struct vgic_vmcr *vmcr);
57void vgic_set_vmcr(struct kvm_vcpu *vcpu, struct vgic_vmcr *vmcr);
58
59bool vgic_queue_irq(struct kvm_vcpu *vcpu, u8 sgi_source_id, int irq);
60void vgic_unqueue_irqs(struct kvm_vcpu *vcpu);
61
62void vgic_reg_access(struct kvm_exit_mmio *mmio, u32 *reg,
63 phys_addr_t offset, int mode);
64bool handle_mmio_raz_wi(struct kvm_vcpu *vcpu, struct kvm_exit_mmio *mmio,
65 phys_addr_t offset);
66
67static inline
68u32 mmio_data_read(struct kvm_exit_mmio *mmio, u32 mask)
69{
70 return le32_to_cpu(*((u32 *)mmio->data)) & mask;
71}
72
73static inline
74void mmio_data_write(struct kvm_exit_mmio *mmio, u32 mask, u32 value)
75{
76 *((u32 *)mmio->data) = cpu_to_le32(value) & mask;
77}
78
Andre Przywaracf50a1e2015-03-26 14:39:32 +000079struct vgic_io_range {
Andre Przywara83215812014-06-07 00:53:08 +020080 phys_addr_t base;
81 unsigned long len;
82 int bits_per_irq;
83 bool (*handle_mmio)(struct kvm_vcpu *vcpu, struct kvm_exit_mmio *mmio,
84 phys_addr_t offset);
85};
86
Andre Przywara6777f772015-03-26 14:39:34 +000087int vgic_register_kvm_io_dev(struct kvm *kvm, gpa_t base, int len,
88 const struct vgic_io_range *ranges,
89 int redist_id,
90 struct vgic_io_device *iodev);
91
Andre Przywara83215812014-06-07 00:53:08 +020092static inline bool is_in_range(phys_addr_t addr, unsigned long len,
93 phys_addr_t baseaddr, unsigned long size)
94{
95 return (addr >= baseaddr) && (addr + len <= baseaddr + size);
96}
97
98const
Andre Przywaracf50a1e2015-03-26 14:39:32 +000099struct vgic_io_range *vgic_find_range(const struct vgic_io_range *ranges,
Andre Przywara9f199d02015-03-26 14:39:33 +0000100 int len, gpa_t offset);
Andre Przywara83215812014-06-07 00:53:08 +0200101
102bool vgic_handle_mmio_range(struct kvm_vcpu *vcpu, struct kvm_run *run,
103 struct kvm_exit_mmio *mmio,
Andre Przywaracf50a1e2015-03-26 14:39:32 +0000104 const struct vgic_io_range *ranges,
Andre Przywara83215812014-06-07 00:53:08 +0200105 unsigned long mmio_base);
106
107bool vgic_handle_enable_reg(struct kvm *kvm, struct kvm_exit_mmio *mmio,
108 phys_addr_t offset, int vcpu_id, int access);
109
110bool vgic_handle_set_pending_reg(struct kvm *kvm, struct kvm_exit_mmio *mmio,
111 phys_addr_t offset, int vcpu_id);
112
113bool vgic_handle_clear_pending_reg(struct kvm *kvm, struct kvm_exit_mmio *mmio,
114 phys_addr_t offset, int vcpu_id);
115
Christoffer Dall47a98b12015-03-13 17:02:54 +0000116bool vgic_handle_set_active_reg(struct kvm *kvm,
117 struct kvm_exit_mmio *mmio,
118 phys_addr_t offset, int vcpu_id);
119
120bool vgic_handle_clear_active_reg(struct kvm *kvm,
121 struct kvm_exit_mmio *mmio,
122 phys_addr_t offset, int vcpu_id);
123
Andre Przywara83215812014-06-07 00:53:08 +0200124bool vgic_handle_cfg_reg(u32 *reg, struct kvm_exit_mmio *mmio,
125 phys_addr_t offset);
126
127void vgic_kick_vcpus(struct kvm *kvm);
128
Andre Przywaracf50a1e2015-03-26 14:39:32 +0000129int vgic_has_attr_regs(const struct vgic_io_range *ranges, phys_addr_t offset);
Andre Przywara83215812014-06-07 00:53:08 +0200130int vgic_set_common_attr(struct kvm_device *dev, struct kvm_device_attr *attr);
131int vgic_get_common_attr(struct kvm_device *dev, struct kvm_device_attr *attr);
132
133int vgic_init(struct kvm *kvm);
134void vgic_v2_init_emulation(struct kvm *kvm);
Andre Przywaraa0675c22014-06-07 00:54:51 +0200135void vgic_v3_init_emulation(struct kvm *kvm);
Andre Przywara83215812014-06-07 00:53:08 +0200136
137#endif