Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm-4.9 / 797acf705bf440c736b71cc958f46a174ec87d10 / . / arch / arm / boot / dts / tegra-seaboard.dts
blob: 876d5c92ce3692eb979918d5e9a08d85f73d5a57 [file] [log] [blame]
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]1/dts-v1/;
2
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]3/include/ "tegra20.dtsi"
4
5/ {
6 model = "NVIDIA Seaboard";
7 compatible = "nvidia,seaboard", "nvidia,tegra20";
8
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]9 memory {
10 device_type = "memory";
11 reg = < 0x00000000 0x40000000 >;
12 };
13
Stephen Warren88950f3b2011-11-21 14:44:09 -0700[diff] [blame]14 i2c@7000c000 {
15 clock-frequency = <400000>;
Stephen Warren797acf72012-01-11 16:09:57 -0700[diff] [blame^]16
17 wm8903: wm8903@1a {
18 compatible = "wlf,wm8903";
19 reg = <0x1a>;
20 interrupt-parent = <&gpio>;
21 interrupts = < 187 0x04 >;
22
23 gpio-controller;
24 #gpio-cells = <2>;
25
26 micdet-cfg = <0>;
27 micdet-delay = <100>;
28 gpio-cfg = < 0xffffffff 0xffffffff 0 0xffffffff 0xffffffff >;
29 };
Stephen Warren88950f3b2011-11-21 14:44:09 -0700[diff] [blame]30 };
31
32 i2c@7000c400 {
33 clock-frequency = <400000>;
34 };
35
36 i2c@7000c500 {
37 clock-frequency = <400000>;
38 };
39
40 i2c@7000d000 {
41 clock-frequency = <400000>;
Stephen Warren401c9a52011-12-17 23:29:32 -0700[diff] [blame]42
43 adt7461@4c {
44 compatible = "adt7461";
45 reg = <0x4c>;
46 };
Stephen Warren88950f3b2011-11-21 14:44:09 -0700[diff] [blame]47 };
48
Stephen Warren797acf72012-01-11 16:09:57 -0700[diff] [blame^]49 i2s@70002a00 {
50 status = "disable";
51 };
52
53 sound {
54 compatible = "nvidia,tegra-audio-wm8903-seaboard",
55 "nvidia,tegra-audio-wm8903";
56 nvidia,model = "NVIDIA Tegra Seaboard";
57
58 nvidia,audio-routing =
59 "Headphone Jack", "HPOUTR",
60 "Headphone Jack", "HPOUTL",
61 "Int Spk", "ROP",
62 "Int Spk", "RON",
63 "Int Spk", "LOP",
64 "Int Spk", "LON",
65 "Mic Jack", "MICBIAS",
66 "IN1R", "Mic Jack";
67
68 nvidia,i2s-controller = <&tegra_i2s1>;
69 nvidia,audio-codec = <&wm8903>;
70
71 nvidia,spkr-en-gpios = <&wm8903 2 0>;
72 nvidia,hp-det-gpios = <&gpio 185 0>; /* gpio PX1 */
73 };
74
Stephen Warren31c1ec92011-11-21 14:44:10 -0700[diff] [blame]75 serial@70006000 {
76 status = "disable";
77 };
78
79 serial@70006040 {
80 status = "disable";
81 };
82
83 serial@70006200 {
84 status = "disable";
85 };
86
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]87 serial@70006300 {
88 clock-frequency = < 216000000 >;
89 };
90
Stephen Warren31c1ec92011-11-21 14:44:10 -0700[diff] [blame]91 serial@70006400 {
92 status = "disable";
93 };
94
Stephen Warren1292c122011-11-21 14:44:11 -0700[diff] [blame]95 sdhci@c8000000 {
96 status = "disable";
97 };
98
99 sdhci@c8000200 {
100 status = "disable";
101 };
102
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]103 sdhci@c8000400 {
Stephen Warrena0638eb2011-09-20 10:46:25 -0600[diff] [blame]104 cd-gpios = <&gpio 69 0>; /* gpio PI5 */
105 wp-gpios = <&gpio 57 0>; /* gpio PH1 */
106 power-gpios = <&gpio 70 0>; /* gpio PI6 */
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]107 };
Stephen Warren6111d502011-09-20 10:46:26 -0600[diff] [blame]108
109 sdhci@c8000600 {
110 support-8bit;
111 };
Olof Johanssonc27317c2011-11-04 09:12:39 +0000[diff] [blame]112
113 usb@c5000000 {
114 nvidia,vbus-gpio = <&gpio 24 0>; /* PD0 */
115 };
Stephen Warrenf0d14302011-12-17 22:18:23 -0700[diff] [blame]116
117 gpio-keys {
118 compatible = "gpio-keys";
119
120 power {
121 label = "Power";
122 gpios = <&gpio 170 1>; /* gpio PV2, active low */
123 linux,code = <116>; /* KEY_POWER */
124 gpio-key,wakeup;
125 };
126
127 lid {
128 label = "Lid";
129 gpios = <&gpio 23 0>; /* gpio PC7 */
130 linux,input-type = <5>; /* EV_SW */
131 linux,code = <0>; /* SW_LID */
132 debounce-interval = <1>;
133 gpio-key,wakeup;
134 };
135 };
Olof Johanssond8017a92011-10-18 11:06:06 -0700[diff] [blame]136
137 emc@7000f400 {
138 emc-table@190000 {
139 reg = < 190000 >;
140 compatible = "nvidia,tegra20-emc-table";
141 clock-frequency = < 190000 >;
142 nvidia,emc-registers = < 0x0000000c 0x00000026
143 0x00000009 0x00000003 0x00000004 0x00000004
144 0x00000002 0x0000000c 0x00000003 0x00000003
145 0x00000002 0x00000001 0x00000004 0x00000005
146 0x00000004 0x00000009 0x0000000d 0x0000059f
147 0x00000000 0x00000003 0x00000003 0x00000003
148 0x00000003 0x00000001 0x0000000b 0x000000c8
149 0x00000003 0x00000007 0x00000004 0x0000000f
150 0x00000002 0x00000000 0x00000000 0x00000002
151 0x00000000 0x00000000 0x00000083 0xa06204ae
152 0x007dc010 0x00000000 0x00000000 0x00000000
153 0x00000000 0x00000000 0x00000000 0x00000000 >;
154 };
155
156 emc-table@380000 {
157 reg = < 380000 >;
158 compatible = "nvidia,tegra20-emc-table";
159 clock-frequency = < 380000 >;
160 nvidia,emc-registers = < 0x00000017 0x0000004b
161 0x00000012 0x00000006 0x00000004 0x00000005
162 0x00000003 0x0000000c 0x00000006 0x00000006
163 0x00000003 0x00000001 0x00000004 0x00000005
164 0x00000004 0x00000009 0x0000000d 0x00000b5f
165 0x00000000 0x00000003 0x00000003 0x00000006
166 0x00000006 0x00000001 0x00000011 0x000000c8
167 0x00000003 0x0000000e 0x00000007 0x0000000f
168 0x00000002 0x00000000 0x00000000 0x00000002
169 0x00000000 0x00000000 0x00000083 0xe044048b
170 0x007d8010 0x00000000 0x00000000 0x00000000
171 0x00000000 0x00000000 0x00000000 0x00000000 >;
172 };
173 };
Grant Likely8e267f32011-07-19 17:26:54 -0600[diff] [blame]174};