blob: 4e8fab3f17e468d0aa3133ee066b499c92830196 [file] [log] [blame]
Sudip Mukherjee81dee672015-03-03 16:21:06 +05301#ifndef DDK750_MODE_H__
2#define DDK750_MODE_H__
3
4#include "ddk750_chip.h"
5
6typedef enum _spolarity_t
7{
8 POS = 0, /* positive */
9 NEG, /* negative */
10}
11spolarity_t;
12
13
14typedef struct _mode_parameter_t
15{
16 /* Horizontal timing. */
17 unsigned long horizontal_total;
18 unsigned long horizontal_display_end;
19 unsigned long horizontal_sync_start;
20 unsigned long horizontal_sync_width;
21 spolarity_t horizontal_sync_polarity;
22
23 /* Vertical timing. */
24 unsigned long vertical_total;
25 unsigned long vertical_display_end;
26 unsigned long vertical_sync_start;
27 unsigned long vertical_sync_height;
28 spolarity_t vertical_sync_polarity;
29
30 /* Refresh timing. */
31 unsigned long pixel_clock;
32 unsigned long horizontal_frequency;
33 unsigned long vertical_frequency;
34
35 /* Clock Phase. This clock phase only applies to Panel. */
36 spolarity_t clock_phase_polarity;
37}
38mode_parameter_t;
39
Isaac Assegai5e935812015-06-02 03:14:23 -070040int ddk750_setModeTiming(mode_parameter_t *, clock_type_t);
Sudip Mukherjee81dee672015-03-03 16:21:06 +053041
42
43#endif