blob: e25d1263da13edd9cc8737030982cc9f81402105 [file] [log] [blame]
Alexander Shishkine443b332012-05-11 17:25:46 +03001/*
2 * ci.h - common structures, functions, and macros of the ChipIdea driver
3 *
4 * Copyright (C) 2008 Chipidea - MIPS Technologies, Inc. All rights reserved.
5 *
6 * Author: David Lopo
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 */
12
13#ifndef __DRIVERS_USB_CHIPIDEA_CI_H
14#define __DRIVERS_USB_CHIPIDEA_CI_H
15
16#include <linux/list.h>
Alexander Shishkin5f36e232012-05-11 17:25:47 +030017#include <linux/irqreturn.h>
Alexander Shishkineb70e5a2012-05-11 17:25:54 +030018#include <linux/usb.h>
Alexander Shishkine443b332012-05-11 17:25:46 +030019#include <linux/usb/gadget.h>
20
21/******************************************************************************
22 * DEFINE
23 *****************************************************************************/
Alexander Shishkine443b332012-05-11 17:25:46 +030024#define CI13XXX_PAGE_SIZE 4096ul /* page size for TD's */
25#define ENDPT_MAX 32
26
27/******************************************************************************
28 * STRUCTURES
29 *****************************************************************************/
Alexander Shishkin551a8ac2012-05-11 17:25:49 +030030/**
31 * struct ci13xxx_ep - endpoint representation
32 * @ep: endpoint structure for gadget drivers
33 * @dir: endpoint direction (TX/RX)
34 * @num: endpoint number
35 * @type: endpoint type
36 * @name: string description of the endpoint
37 * @qh: queue head for this endpoint
38 * @wedge: is the endpoint wedged
Richard Zhao26c696c2012-07-07 22:56:40 +080039 * @ci: pointer to the controller
Alexander Shishkin551a8ac2012-05-11 17:25:49 +030040 * @lock: pointer to controller's spinlock
Alexander Shishkin551a8ac2012-05-11 17:25:49 +030041 * @td_pool: pointer to controller's TD pool
42 */
Alexander Shishkine443b332012-05-11 17:25:46 +030043struct ci13xxx_ep {
Alexander Shishkin551a8ac2012-05-11 17:25:49 +030044 struct usb_ep ep;
45 u8 dir;
46 u8 num;
47 u8 type;
48 char name[16];
Alexander Shishkine443b332012-05-11 17:25:46 +030049 struct {
Alexander Shishkin551a8ac2012-05-11 17:25:49 +030050 struct list_head queue;
51 struct ci13xxx_qh *ptr;
52 dma_addr_t dma;
53 } qh;
54 int wedge;
Alexander Shishkine443b332012-05-11 17:25:46 +030055
56 /* global resources */
Richard Zhao26c696c2012-07-07 22:56:40 +080057 struct ci13xxx *ci;
Alexander Shishkin551a8ac2012-05-11 17:25:49 +030058 spinlock_t *lock;
Alexander Shishkin551a8ac2012-05-11 17:25:49 +030059 struct dma_pool *td_pool;
Alexander Shishkine443b332012-05-11 17:25:46 +030060};
61
Alexander Shishkin5f36e232012-05-11 17:25:47 +030062enum ci_role {
63 CI_ROLE_HOST = 0,
64 CI_ROLE_GADGET,
65 CI_ROLE_END,
66};
67
68/**
69 * struct ci_role_driver - host/gadget role driver
70 * start: start this role
71 * stop: stop this role
72 * irq: irq handler for this role
73 * name: role name string (host/gadget)
74 */
75struct ci_role_driver {
76 int (*start)(struct ci13xxx *);
77 void (*stop)(struct ci13xxx *);
78 irqreturn_t (*irq)(struct ci13xxx *);
79 const char *name;
80};
81
Alexander Shishkin551a8ac2012-05-11 17:25:49 +030082/**
83 * struct hw_bank - hardware register mapping representation
84 * @lpm: set if the device is LPM capable
Alexander Shishkineb70e5a2012-05-11 17:25:54 +030085 * @phys: physical address of the controller's registers
Alexander Shishkin551a8ac2012-05-11 17:25:49 +030086 * @abs: absolute address of the beginning of register window
87 * @cap: capability registers
88 * @op: operational registers
89 * @size: size of the register window
90 * @regmap: register lookup table
91 */
Alexander Shishkine443b332012-05-11 17:25:46 +030092struct hw_bank {
Alexander Shishkin551a8ac2012-05-11 17:25:49 +030093 unsigned lpm;
Alexander Shishkineb70e5a2012-05-11 17:25:54 +030094 resource_size_t phys;
Alexander Shishkin551a8ac2012-05-11 17:25:49 +030095 void __iomem *abs;
96 void __iomem *cap;
97 void __iomem *op;
98 size_t size;
99 void __iomem **regmap;
Alexander Shishkine443b332012-05-11 17:25:46 +0300100};
101
Alexander Shishkin551a8ac2012-05-11 17:25:49 +0300102/**
103 * struct ci13xxx - chipidea device representation
104 * @dev: pointer to parent device
105 * @lock: access synchronization
106 * @hw_bank: hardware register mapping
107 * @irq: IRQ number
108 * @roles: array of supported roles for this controller
109 * @role: current role
110 * @is_otg: if the device is otg-capable
111 * @work: work for role changing
112 * @wq: workqueue thread
113 * @qh_pool: allocation pool for queue heads
114 * @td_pool: allocation pool for transfer descriptors
115 * @gadget: device side representation for peripheral controller
116 * @driver: gadget driver
117 * @hw_ep_max: total number of endpoints supported by hardware
118 * @ci13xxx_ep: array of endpoints
119 * @ep0_dir: ep0 direction
120 * @ep0out: pointer to ep0 OUT endpoint
121 * @ep0in: pointer to ep0 IN endpoint
122 * @status: ep0 status request
123 * @setaddr: if we should set the address on status completion
124 * @address: usb address received from the host
125 * @remote_wakeup: host-enabled remote wakeup
126 * @suspended: suspended by host
127 * @test_mode: the selected test mode
Richard Zhao77c44002012-06-29 17:48:53 +0800128 * @platdata: platform specific information supplied by parent device
Alexander Shishkin551a8ac2012-05-11 17:25:49 +0300129 * @vbus_active: is VBUS active
130 * @transceiver: pointer to USB PHY, if any
Alexander Shishkineb70e5a2012-05-11 17:25:54 +0300131 * @hcd: pointer to usb_hcd for ehci host driver
Alexander Shishkin551a8ac2012-05-11 17:25:49 +0300132 */
Alexander Shishkine443b332012-05-11 17:25:46 +0300133struct ci13xxx {
Alexander Shishkin551a8ac2012-05-11 17:25:49 +0300134 struct device *dev;
135 spinlock_t lock;
136 struct hw_bank hw_bank;
137 int irq;
138 struct ci_role_driver *roles[CI_ROLE_END];
139 enum ci_role role;
140 bool is_otg;
141 struct work_struct work;
Richard Zhao8c4fc032012-09-12 14:58:09 +0300142 struct work_struct vbus_work;
Alexander Shishkin551a8ac2012-05-11 17:25:49 +0300143 struct workqueue_struct *wq;
Alexander Shishkine443b332012-05-11 17:25:46 +0300144
Alexander Shishkin551a8ac2012-05-11 17:25:49 +0300145 struct dma_pool *qh_pool;
146 struct dma_pool *td_pool;
Alexander Shishkine443b332012-05-11 17:25:46 +0300147
Alexander Shishkin551a8ac2012-05-11 17:25:49 +0300148 struct usb_gadget gadget;
149 struct usb_gadget_driver *driver;
150 unsigned hw_ep_max;
151 struct ci13xxx_ep ci13xxx_ep[ENDPT_MAX];
152 u32 ep0_dir;
153 struct ci13xxx_ep *ep0out, *ep0in;
Alexander Shishkine443b332012-05-11 17:25:46 +0300154
Alexander Shishkin551a8ac2012-05-11 17:25:49 +0300155 struct usb_request *status;
156 bool setaddr;
157 u8 address;
158 u8 remote_wakeup;
159 u8 suspended;
160 u8 test_mode;
Alexander Shishkine443b332012-05-11 17:25:46 +0300161
Richard Zhao77c44002012-06-29 17:48:53 +0800162 struct ci13xxx_platform_data *platdata;
Alexander Shishkin551a8ac2012-05-11 17:25:49 +0300163 int vbus_active;
Richard Zhaoa2c3d692012-07-07 22:56:46 +0800164 /* FIXME: some day, we'll not use global phy */
165 bool global_phy;
Alexander Shishkin551a8ac2012-05-11 17:25:49 +0300166 struct usb_phy *transceiver;
Alexander Shishkineb70e5a2012-05-11 17:25:54 +0300167 struct usb_hcd *hcd;
Alexander Shishkine443b332012-05-11 17:25:46 +0300168};
169
Alexander Shishkin5f36e232012-05-11 17:25:47 +0300170static inline struct ci_role_driver *ci_role(struct ci13xxx *ci)
171{
172 BUG_ON(ci->role >= CI_ROLE_END || !ci->roles[ci->role]);
173 return ci->roles[ci->role];
174}
175
176static inline int ci_role_start(struct ci13xxx *ci, enum ci_role role)
177{
178 int ret;
179
180 if (role >= CI_ROLE_END)
181 return -EINVAL;
182
183 if (!ci->roles[role])
184 return -ENXIO;
185
186 ret = ci->roles[role]->start(ci);
187 if (!ret)
188 ci->role = role;
189 return ret;
190}
191
192static inline void ci_role_stop(struct ci13xxx *ci)
193{
194 enum ci_role role = ci->role;
195
196 if (role == CI_ROLE_END)
197 return;
198
199 ci->role = CI_ROLE_END;
200
201 ci->roles[role]->stop(ci);
202}
203
Alexander Shishkine443b332012-05-11 17:25:46 +0300204/******************************************************************************
205 * REGISTERS
206 *****************************************************************************/
207/* register size */
208#define REG_BITS (32)
209
210/* register indices */
211enum ci13xxx_regs {
212 CAP_CAPLENGTH,
213 CAP_HCCPARAMS,
214 CAP_DCCPARAMS,
215 CAP_TESTMODE,
216 CAP_LAST = CAP_TESTMODE,
217 OP_USBCMD,
218 OP_USBSTS,
219 OP_USBINTR,
220 OP_DEVICEADDR,
221 OP_ENDPTLISTADDR,
222 OP_PORTSC,
223 OP_DEVLC,
Alexander Shishkin5f36e232012-05-11 17:25:47 +0300224 OP_OTGSC,
Alexander Shishkine443b332012-05-11 17:25:46 +0300225 OP_USBMODE,
226 OP_ENDPTSETUPSTAT,
227 OP_ENDPTPRIME,
228 OP_ENDPTFLUSH,
229 OP_ENDPTSTAT,
230 OP_ENDPTCOMPLETE,
231 OP_ENDPTCTRL,
232 /* endptctrl1..15 follow */
233 OP_LAST = OP_ENDPTCTRL + ENDPT_MAX / 2,
234};
235
Alexander Shishkine443b332012-05-11 17:25:46 +0300236/**
237 * ffs_nr: find first (least significant) bit set
238 * @x: the word to search
239 *
240 * This function returns bit number (instead of position)
241 */
242static inline int ffs_nr(u32 x)
243{
244 int n = ffs(x);
245
246 return n ? n-1 : 32;
247}
248
249/**
250 * hw_read: reads from a hw register
251 * @reg: register index
252 * @mask: bitfield mask
253 *
254 * This function returns register contents
255 */
Richard Zhao26c696c2012-07-07 22:56:40 +0800256static inline u32 hw_read(struct ci13xxx *ci, enum ci13xxx_regs reg, u32 mask)
Alexander Shishkine443b332012-05-11 17:25:46 +0300257{
Richard Zhao26c696c2012-07-07 22:56:40 +0800258 return ioread32(ci->hw_bank.regmap[reg]) & mask;
Alexander Shishkine443b332012-05-11 17:25:46 +0300259}
260
261/**
262 * hw_write: writes to a hw register
263 * @reg: register index
264 * @mask: bitfield mask
265 * @data: new value
266 */
Richard Zhao26c696c2012-07-07 22:56:40 +0800267static inline void hw_write(struct ci13xxx *ci, enum ci13xxx_regs reg,
Alexander Shishkine443b332012-05-11 17:25:46 +0300268 u32 mask, u32 data)
269{
270 if (~mask)
Richard Zhao26c696c2012-07-07 22:56:40 +0800271 data = (ioread32(ci->hw_bank.regmap[reg]) & ~mask)
Alexander Shishkine443b332012-05-11 17:25:46 +0300272 | (data & mask);
273
Richard Zhao26c696c2012-07-07 22:56:40 +0800274 iowrite32(data, ci->hw_bank.regmap[reg]);
Alexander Shishkine443b332012-05-11 17:25:46 +0300275}
276
277/**
278 * hw_test_and_clear: tests & clears a hw register
279 * @reg: register index
280 * @mask: bitfield mask
281 *
282 * This function returns register contents
283 */
Richard Zhao26c696c2012-07-07 22:56:40 +0800284static inline u32 hw_test_and_clear(struct ci13xxx *ci, enum ci13xxx_regs reg,
Alexander Shishkine443b332012-05-11 17:25:46 +0300285 u32 mask)
286{
Richard Zhao26c696c2012-07-07 22:56:40 +0800287 u32 val = ioread32(ci->hw_bank.regmap[reg]) & mask;
Alexander Shishkine443b332012-05-11 17:25:46 +0300288
Richard Zhao26c696c2012-07-07 22:56:40 +0800289 iowrite32(val, ci->hw_bank.regmap[reg]);
Alexander Shishkine443b332012-05-11 17:25:46 +0300290 return val;
291}
292
293/**
294 * hw_test_and_write: tests & writes a hw register
295 * @reg: register index
296 * @mask: bitfield mask
297 * @data: new value
298 *
299 * This function returns register contents
300 */
Richard Zhao26c696c2012-07-07 22:56:40 +0800301static inline u32 hw_test_and_write(struct ci13xxx *ci, enum ci13xxx_regs reg,
Alexander Shishkine443b332012-05-11 17:25:46 +0300302 u32 mask, u32 data)
303{
Richard Zhao26c696c2012-07-07 22:56:40 +0800304 u32 val = hw_read(ci, reg, ~0);
Alexander Shishkine443b332012-05-11 17:25:46 +0300305
Richard Zhao26c696c2012-07-07 22:56:40 +0800306 hw_write(ci, reg, mask, data);
Alexander Shishkine443b332012-05-11 17:25:46 +0300307 return (val & mask) >> ffs_nr(mask);
308}
309
Alexander Shishkineb70e5a2012-05-11 17:25:54 +0300310int hw_device_reset(struct ci13xxx *ci, u32 mode);
Alexander Shishkine443b332012-05-11 17:25:46 +0300311
312int hw_port_test_set(struct ci13xxx *ci, u8 mode);
313
314u8 hw_port_test_get(struct ci13xxx *ci);
315
316#endif /* __DRIVERS_USB_CHIPIDEA_CI_H */