blob: 871ba018252e4f5b67360c7722935f56b9f1ee83 [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * linux/arch/arm/mm/proc-sa1100.S
3 *
4 * Copyright (C) 1997-2002 Russell King
Hyok S. Choid090ddd2006-06-28 14:10:01 +01005 * hacked for non-paged-MM by Hyok S. Choi, 2003.
Linus Torvalds1da177e2005-04-16 15:20:36 -07006 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
10 *
11 * MMU functions for SA110
12 *
13 * These are the low level assembler for performing cache and TLB
14 * functions on the StrongARM-1100 and StrongARM-1110.
15 *
16 * Note that SA1100 and SA1110 share everything but their name and CPU ID.
17 *
18 * 12-jun-2000, Erik Mouw (J.A.K.Mouw@its.tudelft.nl):
19 * Flush the read buffer at context switches
20 */
21#include <linux/linkage.h>
22#include <linux/init.h>
23#include <asm/assembler.h>
Sam Ravnborge6ae7442005-09-09 21:08:59 +020024#include <asm/asm-offsets.h>
Russell Kingee90dab2006-11-09 14:20:47 +000025#include <asm/elf.h>
Russell Kinga09e64f2008-08-05 16:14:15 +010026#include <mach/hardware.h>
Russell King74945c82006-03-16 14:44:36 +000027#include <asm/pgtable-hwdef.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070028#include <asm/pgtable.h>
29
Thomas Gleixnerbb8d5a52006-07-03 02:21:18 +020030#include "proc-macros.S"
31
Linus Torvalds1da177e2005-04-16 15:20:36 -070032/*
33 * the cache line size of the I and D cache
34 */
35#define DCACHELINESIZE 32
Linus Torvalds1da177e2005-04-16 15:20:36 -070036
37 __INIT
38
39/*
40 * cpu_sa1100_proc_init()
41 */
42ENTRY(cpu_sa1100_proc_init)
43 mov r0, #0
44 mcr p15, 0, r0, c15, c1, 2 @ Enable clock switching
45 mcr p15, 0, r0, c9, c0, 5 @ Allow read-buffer operations from userland
46 mov pc, lr
47
48 .previous
49
50/*
51 * cpu_sa1100_proc_fin()
52 *
53 * Prepare the CPU for reset:
54 * - Disable interrupts
55 * - Clean and turn off caches.
56 */
57ENTRY(cpu_sa1100_proc_fin)
58 stmfd sp!, {lr}
59 mov ip, #PSR_F_BIT | PSR_I_BIT | SVC_MODE
60 msr cpsr_c, ip
Russell King95f3df62006-04-07 13:17:15 +010061 bl v4wb_flush_kern_cache_all
62 mcr p15, 0, ip, c15, c2, 2 @ Disable clock switching
Linus Torvalds1da177e2005-04-16 15:20:36 -070063 mrc p15, 0, r0, c1, c0, 0 @ ctrl register
64 bic r0, r0, #0x1000 @ ...i............
65 bic r0, r0, #0x000e @ ............wca.
66 mcr p15, 0, r0, c1, c0, 0 @ disable caches
67 ldmfd sp!, {pc}
68
69/*
70 * cpu_sa1100_reset(loc)
71 *
72 * Perform a soft reset of the system. Put the CPU into the
73 * same state as it would be if it had been reset, and branch
74 * to what would be the reset vector.
75 *
76 * loc: location to jump to for soft reset
77 */
78 .align 5
79ENTRY(cpu_sa1100_reset)
80 mov ip, #0
81 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches
82 mcr p15, 0, ip, c7, c10, 4 @ drain WB
Hyok S. Choid090ddd2006-06-28 14:10:01 +010083#ifdef CONFIG_MMU
Linus Torvalds1da177e2005-04-16 15:20:36 -070084 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs
Hyok S. Choid090ddd2006-06-28 14:10:01 +010085#endif
Linus Torvalds1da177e2005-04-16 15:20:36 -070086 mrc p15, 0, ip, c1, c0, 0 @ ctrl register
87 bic ip, ip, #0x000f @ ............wcam
88 bic ip, ip, #0x1100 @ ...i...s........
89 mcr p15, 0, ip, c1, c0, 0 @ ctrl register
90 mov pc, r0
91
92/*
93 * cpu_sa1100_do_idle(type)
94 *
95 * Cause the processor to idle
96 *
97 * type: call type:
98 * 0 = slow idle
99 * 1 = fast idle
100 * 2 = switch to slow processor clock
101 * 3 = switch to fast processor clock
102 */
103 .align 5
104ENTRY(cpu_sa1100_do_idle)
105 mov r0, r0 @ 4 nop padding
106 mov r0, r0
107 mov r0, r0
108 mov r0, r0 @ 4 nop padding
109 mov r0, r0
110 mov r0, r0
111 mov r0, #0
112 ldr r1, =UNCACHEABLE_ADDR @ ptr to uncacheable address
113 @ --- aligned to a cache line
114 mcr p15, 0, r0, c15, c2, 2 @ disable clock switching
115 ldr r1, [r1, #0] @ force switch to MCLK
116 mcr p15, 0, r0, c15, c8, 2 @ wait for interrupt
117 mov r0, r0 @ safety
118 mcr p15, 0, r0, c15, c1, 2 @ enable clock switching
119 mov pc, lr
120
121/* ================================= CACHE ================================ */
122
123/*
124 * cpu_sa1100_dcache_clean_area(addr,sz)
125 *
126 * Clean the specified entry of any caches such that the MMU
127 * translation fetches will obtain correct data.
128 *
129 * addr: cache-unaligned virtual address
130 */
131 .align 5
132ENTRY(cpu_sa1100_dcache_clean_area)
1331: mcr p15, 0, r0, c7, c10, 1 @ clean D entry
134 add r0, r0, #DCACHELINESIZE
135 subs r1, r1, #DCACHELINESIZE
136 bhi 1b
137 mov pc, lr
138
139/* =============================== PageTable ============================== */
140
141/*
142 * cpu_sa1100_switch_mm(pgd)
143 *
144 * Set the translation base pointer to be as described by pgd.
145 *
146 * pgd: new page tables
147 */
148 .align 5
149ENTRY(cpu_sa1100_switch_mm)
Hyok S. Choid090ddd2006-06-28 14:10:01 +0100150#ifdef CONFIG_MMU
Russell King95f3df62006-04-07 13:17:15 +0100151 str lr, [sp, #-4]!
152 bl v4wb_flush_kern_cache_all @ clears IP
Linus Torvalds1da177e2005-04-16 15:20:36 -0700153 mcr p15, 0, ip, c9, c0, 0 @ invalidate RB
Linus Torvalds1da177e2005-04-16 15:20:36 -0700154 mcr p15, 0, r0, c2, c0, 0 @ load page table pointer
155 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs
Russell King95f3df62006-04-07 13:17:15 +0100156 ldr pc, [sp], #4
Hyok S. Choid090ddd2006-06-28 14:10:01 +0100157#else
158 mov pc, lr
159#endif
Linus Torvalds1da177e2005-04-16 15:20:36 -0700160
161/*
Russell Kingad1ae2f2006-12-13 14:34:43 +0000162 * cpu_sa1100_set_pte_ext(ptep, pte, ext)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700163 *
164 * Set a PTE and flush it out
165 */
166 .align 5
Russell Kingad1ae2f2006-12-13 14:34:43 +0000167ENTRY(cpu_sa1100_set_pte_ext)
Hyok S. Choid090ddd2006-06-28 14:10:01 +0100168#ifdef CONFIG_MMU
Linus Torvalds1da177e2005-04-16 15:20:36 -0700169 str r1, [r0], #-2048 @ linux version
170
171 eor r1, r1, #L_PTE_PRESENT | L_PTE_YOUNG | L_PTE_WRITE | L_PTE_DIRTY
172
173 bic r2, r1, #PTE_SMALL_AP_MASK
174 bic r2, r2, #PTE_TYPE_MASK
175 orr r2, r2, #PTE_TYPE_SMALL
176
177 tst r1, #L_PTE_USER @ User?
178 orrne r2, r2, #PTE_SMALL_AP_URO_SRW
179
180 tst r1, #L_PTE_WRITE | L_PTE_DIRTY @ Write and Dirty?
181 orreq r2, r2, #PTE_SMALL_AP_UNO_SRW
182
183 tst r1, #L_PTE_PRESENT | L_PTE_YOUNG @ Present and Young?
184 movne r2, #0
185
186 str r2, [r0] @ hardware version
187 mov r0, r0
188 mcr p15, 0, r0, c7, c10, 1 @ clean D entry
189 mcr p15, 0, r0, c7, c10, 4 @ drain WB
Hyok S. Choid090ddd2006-06-28 14:10:01 +0100190#endif
Linus Torvalds1da177e2005-04-16 15:20:36 -0700191 mov pc, lr
192
193 __INIT
194
195 .type __sa1100_setup, #function
196__sa1100_setup:
197 mov r0, #0
198 mcr p15, 0, r0, c7, c7 @ invalidate I,D caches on v4
199 mcr p15, 0, r0, c7, c10, 4 @ drain write buffer on v4
Hyok S. Choid090ddd2006-06-28 14:10:01 +0100200#ifdef CONFIG_MMU
Linus Torvalds1da177e2005-04-16 15:20:36 -0700201 mcr p15, 0, r0, c8, c7 @ invalidate I,D TLBs on v4
Hyok S. Choid090ddd2006-06-28 14:10:01 +0100202#endif
Russell King22b190862006-06-29 15:09:57 +0100203 adr r5, sa1100_crval
204 ldmia r5, {r5, r6}
Linus Torvalds1da177e2005-04-16 15:20:36 -0700205 mrc p15, 0, r0, c1, c0 @ get control register v4
Linus Torvalds1da177e2005-04-16 15:20:36 -0700206 bic r0, r0, r5
Russell King22b190862006-06-29 15:09:57 +0100207 orr r0, r0, r6
Linus Torvalds1da177e2005-04-16 15:20:36 -0700208 mov pc, lr
209 .size __sa1100_setup, . - __sa1100_setup
210
211 /*
212 * R
213 * .RVI ZFRS BLDP WCAM
214 * ..11 0001 ..11 1101
215 *
216 */
Russell King22b190862006-06-29 15:09:57 +0100217 .type sa1100_crval, #object
218sa1100_crval:
219 crval clear=0x00003f3f, mmuset=0x0000313d, ucset=0x00001130
Linus Torvalds1da177e2005-04-16 15:20:36 -0700220
221 __INITDATA
222
223/*
224 * Purpose : Function pointers used to access above functions - all calls
225 * come through these
226 */
227
228/*
229 * SA1100 and SA1110 share the same function calls
230 */
231 .type sa1100_processor_functions, #object
232ENTRY(sa1100_processor_functions)
233 .word v4_early_abort
Catalin Marinas4a1fd552008-04-21 18:42:04 +0100234 .word pabort_noifar
Linus Torvalds1da177e2005-04-16 15:20:36 -0700235 .word cpu_sa1100_proc_init
236 .word cpu_sa1100_proc_fin
237 .word cpu_sa1100_reset
238 .word cpu_sa1100_do_idle
239 .word cpu_sa1100_dcache_clean_area
240 .word cpu_sa1100_switch_mm
Russell Kingad1ae2f2006-12-13 14:34:43 +0000241 .word cpu_sa1100_set_pte_ext
Linus Torvalds1da177e2005-04-16 15:20:36 -0700242 .size sa1100_processor_functions, . - sa1100_processor_functions
243
244 .section ".rodata"
245
246 .type cpu_arch_name, #object
247cpu_arch_name:
248 .asciz "armv4"
249 .size cpu_arch_name, . - cpu_arch_name
250
251 .type cpu_elf_name, #object
252cpu_elf_name:
253 .asciz "v4"
254 .size cpu_elf_name, . - cpu_elf_name
255
256 .type cpu_sa1100_name, #object
257cpu_sa1100_name:
258 .asciz "StrongARM-1100"
259 .size cpu_sa1100_name, . - cpu_sa1100_name
260
261 .type cpu_sa1110_name, #object
262cpu_sa1110_name:
263 .asciz "StrongARM-1110"
264 .size cpu_sa1110_name, . - cpu_sa1110_name
265
266 .align
267
Ben Dooks02b7dd12005-09-20 16:35:03 +0100268 .section ".proc.info.init", #alloc, #execinstr
Linus Torvalds1da177e2005-04-16 15:20:36 -0700269
270 .type __sa1100_proc_info,#object
271__sa1100_proc_info:
272 .long 0x4401a110
273 .long 0xfffffff0
274 .long PMD_TYPE_SECT | \
275 PMD_SECT_BUFFERABLE | \
276 PMD_SECT_CACHEABLE | \
277 PMD_SECT_AP_WRITE | \
278 PMD_SECT_AP_READ
Russell King8799ee92006-06-29 18:24:21 +0100279 .long PMD_TYPE_SECT | \
280 PMD_SECT_AP_WRITE | \
281 PMD_SECT_AP_READ
Linus Torvalds1da177e2005-04-16 15:20:36 -0700282 b __sa1100_setup
283 .long cpu_arch_name
284 .long cpu_elf_name
285 .long HWCAP_SWP | HWCAP_HALF | HWCAP_26BIT | HWCAP_FAST_MULT
286 .long cpu_sa1100_name
287 .long sa1100_processor_functions
288 .long v4wb_tlb_fns
289 .long v4_mc_user_fns
290 .long v4wb_cache_fns
291 .size __sa1100_proc_info, . - __sa1100_proc_info
292
293 .type __sa1110_proc_info,#object
294__sa1110_proc_info:
295 .long 0x6901b110
296 .long 0xfffffff0
297 .long PMD_TYPE_SECT | \
298 PMD_SECT_BUFFERABLE | \
299 PMD_SECT_CACHEABLE | \
300 PMD_SECT_AP_WRITE | \
301 PMD_SECT_AP_READ
Russell King8799ee92006-06-29 18:24:21 +0100302 .long PMD_TYPE_SECT | \
303 PMD_SECT_AP_WRITE | \
304 PMD_SECT_AP_READ
Linus Torvalds1da177e2005-04-16 15:20:36 -0700305 b __sa1100_setup
306 .long cpu_arch_name
307 .long cpu_elf_name
308 .long HWCAP_SWP | HWCAP_HALF | HWCAP_26BIT | HWCAP_FAST_MULT
309 .long cpu_sa1110_name
310 .long sa1100_processor_functions
311 .long v4wb_tlb_fns
312 .long v4_mc_user_fns
313 .long v4wb_cache_fns
314 .size __sa1110_proc_info, . - __sa1110_proc_info