blob: eb2327b2bdb3143ba126089536402d113719a6c8 [file] [log] [blame]
Dinh Nguyencfda5902012-07-11 15:13:16 -05001* Designware APB timer
2
3Required properties:
4- compatible: "snps,dw-apb-timer-sp" or "snps,dw-apb-timer-osc"
5- reg: physical base address of the controller and length of memory mapped
6 region.
7- interrupts: IRQ line for the timer.
Heiko Stuebnera8b447f2013-06-04 11:37:36 +02008- either clocks+clock-names or clock-frequency properties
9
10Optional properties:
11- clocks : list of clock specifiers, corresponding to entries in
12 the clock-names property;
13- clock-names : should contain "timer" and "pclk" entries, matching entries
14 in the clocks property.
Dinh Nguyencfda5902012-07-11 15:13:16 -050015- clock-frequency: The frequency in HZ of the timer.
16- clock-freq: For backwards compatibility with picoxcell
17
Heiko Stuebnera8b447f2013-06-04 11:37:36 +020018If using the clock specifiers, the pclk clock is optional, as not all
19systems may use one.
20
21
Dinh Nguyencfda5902012-07-11 15:13:16 -050022Example:
23
24 timer1: timer@ffc09000 {
25 compatible = "snps,dw-apb-timer-sp";
26 interrupts = <0 168 4>;
27 clock-frequency = <200000000>;
28 reg = <0xffc09000 0x1000>;
29 };
30
31 timer2: timer@ffd00000 {
32 compatible = "snps,dw-apb-timer-osc";
33 interrupts = <0 169 4>;
34 clock-frequency = <200000000>;
35 reg = <0xffd00000 0x1000>;
36 };
Heiko Stuebnera8b447f2013-06-04 11:37:36 +020037
38 timer3: timer@ffe00000 {
39 compatible = "snps,dw-apb-timer-osc";
40 interrupts = <0 170 4>;
41 reg = <0xffe00000 0x1000>;
42 clocks = <&timer_clk>, <&timer_pclk>;
43 clock-names = "timer", "pclk";
44 };