Blame - arch/powerpc/platforms/8xx/Kconfig - kernel/msm-4.9

blob: 7fd224ca233dab76e0f87400136e0a1f87eb3557 [file] [log] [blame]

Paul Mackerras	14cf11a	2005-09-26 16:04:21 +1000	[diff] [blame]	1	config FADS
				2	bool
				3
Vitaly Bordug	df34403	2007-01-24 22:41:42 +0300	[diff] [blame]	4	config CPM1
				5	bool
Scott Wood	c374e00	2007-07-16 11:43:43 -0500	[diff] [blame]	6	select CPM
Vitaly Bordug	df34403	2007-01-24 22:41:42 +0300	[diff] [blame]	7
Paul Mackerras	14cf11a	2005-09-26 16:04:21 +1000	[diff] [blame]	8	choice
				9	prompt "8xx Machine Type"
Kumar Gala	c8a55f3	2007-04-12 17:35:54 -0500	[diff] [blame]	10	depends on PPC_8xx
Paul Mackerras	14cf11a	2005-09-26 16:04:21 +1000	[diff] [blame]	11	depends on 8xx
Vitaly Bordug	df34403	2007-01-24 22:41:42 +0300	[diff] [blame]	12	default MPC885ADS
Paul Mackerras	14cf11a	2005-09-26 16:04:21 +1000	[diff] [blame]	13
				14	config MPC8XXFADS
				15	bool "FADS"
				16	select FADS
				17
				18	config MPC86XADS
				19	bool "MPC86XADS"
Vitaly Bordug	df34403	2007-01-24 22:41:42 +0300	[diff] [blame]	20	select CPM1
Scott Wood	0b5cf10	2007-11-25 13:09:31 +0300	[diff] [blame]	21	select PPC_CPM_NEW_BINDING
Paul Mackerras	14cf11a	2005-09-26 16:04:21 +1000	[diff] [blame]	22	help
				23	MPC86x Application Development System by Freescale Semiconductor.
				24	The MPC86xADS is meant to serve as a platform for s/w and h/w
				25	development around the MPC86X processor families.
Paul Mackerras	14cf11a	2005-09-26 16:04:21 +1000	[diff] [blame]	26
				27	config MPC885ADS
				28	bool "MPC885ADS"
Vitaly Bordug	df34403	2007-01-24 22:41:42 +0300	[diff] [blame]	29	select CPM1
Scott Wood	20906ec	2007-09-14 14:38:16 -0500	[diff] [blame]	30	select PPC_CPM_NEW_BINDING
Paul Mackerras	14cf11a	2005-09-26 16:04:21 +1000	[diff] [blame]	31	help
				32	Freescale Semiconductor MPC885 Application Development System (ADS).
				33	Also known as DUET.
				34	The MPC885ADS is meant to serve as a platform for s/w and h/w
				35	development around the MPC885 processor family.
				36
Scott Wood	11c146c	2007-09-14 14:58:25 -0500	[diff] [blame]	37	config PPC_EP88XC
				38	bool "Embedded Planet EP88xC (a.k.a. CWH-PPC-885XN-VE)"
				39	select CPM1
				40	select PPC_CPM_NEW_BINDING
				41	help
				42	This enables support for the Embedded Planet EP88xC board.
				43
				44	This board is also resold by Freescale as the QUICCStart
				45	MPC885 Evaluation System and/or the CWH-PPC-885XN-VE.
				46
Scott Wood	b09c164	2008-01-17 16:31:40 -0600	[diff] [blame^]	47	config PPC_ADDER875
				48	bool "Analogue & Micro Adder 875"
				49	select CPM1
				50	select PPC_CPM_NEW_BINDING
				51	select REDBOOT
				52	help
				53	This enables support for the Analogue & Micro Adder 875
				54	board.
				55
Paul Mackerras	14cf11a	2005-09-26 16:04:21 +1000	[diff] [blame]	56	endchoice
				57
Vitaly Bordug	df34403	2007-01-24 22:41:42 +0300	[diff] [blame]	58	menu "Freescale Ethernet driver platform-specific options"
Kumar Gala	c8a55f3	2007-04-12 17:35:54 -0500	[diff] [blame]	59	depends on (FS_ENET && MPC885ADS)
Vitaly Bordug	df34403	2007-01-24 22:41:42 +0300	[diff] [blame]	60
Kumar Gala	c8a55f3	2007-04-12 17:35:54 -0500	[diff] [blame]	61	config MPC8xx_SECOND_ETH
				62	bool "Second Ethernet channel"
				63	depends on MPC885ADS
				64	default y
				65	help
				66	This enables support for second Ethernet on MPC885ADS and MPC86xADS boards.
				67	The latter will use SCC1, for 885ADS you can select it below.
Vitaly Bordug	df34403	2007-01-24 22:41:42 +0300	[diff] [blame]	68
Kumar Gala	c8a55f3	2007-04-12 17:35:54 -0500	[diff] [blame]	69	choice
				70	prompt "Second Ethernet channel"
				71	depends on MPC8xx_SECOND_ETH
				72	default MPC8xx_SECOND_ETH_FEC2
Vitaly Bordug	df34403	2007-01-24 22:41:42 +0300	[diff] [blame]	73
Kumar Gala	c8a55f3	2007-04-12 17:35:54 -0500	[diff] [blame]	74	config MPC8xx_SECOND_ETH_FEC2
				75	bool "FEC2"
				76	depends on MPC885ADS
				77	help
				78	Enable FEC2 to serve as 2-nd Ethernet channel. Note that SMC2
				79	(often 2-nd UART) will not work if this is enabled.
Vitaly Bordug	df34403	2007-01-24 22:41:42 +0300	[diff] [blame]	80
Kumar Gala	c8a55f3	2007-04-12 17:35:54 -0500	[diff] [blame]	81	config MPC8xx_SECOND_ETH_SCC3
				82	bool "SCC3"
				83	depends on MPC885ADS
				84	help
				85	Enable SCC3 to serve as 2-nd Ethernet channel. Note that SMC1
				86	(often 1-nd UART) will not work if this is enabled.
Vitaly Bordug	df34403	2007-01-24 22:41:42 +0300	[diff] [blame]	87
Kumar Gala	c8a55f3	2007-04-12 17:35:54 -0500	[diff] [blame]	88	endchoice
Vitaly Bordug	df34403	2007-01-24 22:41:42 +0300	[diff] [blame]	89
				90	endmenu
				91
Paul Mackerras	14cf11a	2005-09-26 16:04:21 +1000	[diff] [blame]	92	#
				93	# MPC8xx Communication options
				94	#
				95
				96	menu "MPC8xx CPM Options"
				97	depends on 8xx
				98
Paul Mackerras	14cf11a	2005-09-26 16:04:21 +1000	[diff] [blame]	99	# This doesn't really belong here, but it is convenient to ask
				100	# 8xx specific questions.
				101	comment "Generic MPC8xx Options"
				102
				103	config 8xx_COPYBACK
				104	bool "Copy-Back Data Cache (else Writethrough)"
				105	help
				106	Saying Y here will cause the cache on an MPC8xx processor to be used
				107	in Copy-Back mode. If you say N here, it is used in Writethrough
				108	mode.
				109
				110	If in doubt, say Y here.
				111
				112	config 8xx_CPU6
				113	bool "CPU6 Silicon Errata (860 Pre Rev. C)"
				114	help
				115	MPC860 CPUs, prior to Rev C have some bugs in the silicon, which
				116	require workarounds for Linux (and most other OSes to work). If you
				117	get a BUG() very early in boot, this might fix the problem. For
				118	more details read the document entitled "MPC860 Family Device Errata
Kumar Gala	c8a55f3	2007-04-12 17:35:54 -0500	[diff] [blame]	119	Reference" on Freescale's website. This option also incurs a
Paul Mackerras	14cf11a	2005-09-26 16:04:21 +1000	[diff] [blame]	120	performance hit.
				121
				122	If in doubt, say N here.
				123
Scott Wood	7401685	2007-06-25 14:50:41 -0500	[diff] [blame]	124	config 8xx_CPU15
				125	bool "CPU15 Silicon Errata"
				126	default y
				127	help
				128	This enables a workaround for erratum CPU15 on MPC8xx chips.
				129	This bug can cause incorrect code execution under certain
				130	circumstances. This workaround adds some overhead (a TLB miss
				131	every time execution crosses a page boundary), and you may wish
				132	to disable it if you have worked around the bug in the compiler
				133	(by not placing conditional branches or branches to LR or CTR
				134	in the last word of a page, with a target of the last cache
				135	line in the next page), or if you have used some other
				136	workaround.
				137
				138	If in doubt, say Y here.
				139
Paul Mackerras	14cf11a	2005-09-26 16:04:21 +1000	[diff] [blame]	140	choice
				141	prompt "Microcode patch selection"
				142	default NO_UCODE_PATCH
				143	help
				144	Help not implemented yet, coming soon.
				145
				146	config NO_UCODE_PATCH
				147	bool "None"
				148
				149	config USB_SOF_UCODE_PATCH
				150	bool "USB SOF patch"
				151	help
				152	Help not implemented yet, coming soon.
				153
				154	config I2C_SPI_UCODE_PATCH
				155	bool "I2C/SPI relocation patch"
				156	help
				157	Help not implemented yet, coming soon.
				158
				159	config I2C_SPI_SMC1_UCODE_PATCH
				160	bool "I2C/SPI/SMC1 relocation patch"
				161	help
				162	Help not implemented yet, coming soon.
				163
				164	endchoice
				165
				166	config UCODE_PATCH
				167	bool
				168	default y
				169	depends on !NO_UCODE_PATCH
				170
				171	endmenu