blob: 32844e3f5a85bcd803ea5cd5d267ce659c25dea3 [file] [log] [blame]
Johannes Berg8ca151b2013-01-24 14:25:36 +01001/******************************************************************************
2 *
3 * This file is provided under a dual BSD/GPLv2 license. When using or
4 * redistributing this file, you may do so under either license.
5 *
6 * GPL LICENSE SUMMARY
7 *
Emmanuel Grumbach51368bf2013-12-30 13:15:54 +02008 * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
Johannes Berg8ca151b2013-01-24 14:25:36 +01009 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of version 2 of the GNU General Public License as
12 * published by the Free Software Foundation.
13 *
14 * This program is distributed in the hope that it will be useful, but
15 * WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
17 * General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110,
22 * USA
23 *
24 * The full GNU General Public License is included in this distribution
Emmanuel Grumbach410dc5a2013-02-18 09:22:28 +020025 * in the file called COPYING.
Johannes Berg8ca151b2013-01-24 14:25:36 +010026 *
27 * Contact Information:
28 * Intel Linux Wireless <ilw@linux.intel.com>
29 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
30 *
31 * BSD LICENSE
32 *
Emmanuel Grumbach51368bf2013-12-30 13:15:54 +020033 * Copyright(c) 2012 - 2014 Intel Corporation. All rights reserved.
Johannes Berg8ca151b2013-01-24 14:25:36 +010034 * All rights reserved.
35 *
36 * Redistribution and use in source and binary forms, with or without
37 * modification, are permitted provided that the following conditions
38 * are met:
39 *
40 * * Redistributions of source code must retain the above copyright
41 * notice, this list of conditions and the following disclaimer.
42 * * Redistributions in binary form must reproduce the above copyright
43 * notice, this list of conditions and the following disclaimer in
44 * the documentation and/or other materials provided with the
45 * distribution.
46 * * Neither the name Intel Corporation nor the names of its
47 * contributors may be used to endorse or promote products derived
48 * from this software without specific prior written permission.
49 *
50 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
51 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
52 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
53 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
54 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
55 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
56 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
57 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
58 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
59 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
60 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
61 *
62 *****************************************************************************/
63
64#ifndef __fw_api_h__
65#define __fw_api_h__
66
67#include "fw-api-rs.h"
68#include "fw-api-tx.h"
69#include "fw-api-sta.h"
70#include "fw-api-mac.h"
71#include "fw-api-power.h"
72#include "fw-api-d3.h"
Emmanuel Grumbachfb3ceb82013-01-14 15:04:01 +020073#include "fw-api-bt-coex.h"
Johannes Berg8ca151b2013-01-24 14:25:36 +010074
Eytan Lifshitz19e737c2013-09-09 13:30:15 +020075/* maximal number of Tx queues in any platform */
76#define IWL_MVM_MAX_QUEUES 20
77
78/* Tx queue numbers */
Johannes Berg8ca151b2013-01-24 14:25:36 +010079enum {
80 IWL_MVM_OFFCHANNEL_QUEUE = 8,
81 IWL_MVM_CMD_QUEUE = 9,
Johannes Berg8ca151b2013-01-24 14:25:36 +010082};
83
Eytan Lifshitz19e737c2013-09-09 13:30:15 +020084#define IWL_MVM_CMD_FIFO 7
85
Johannes Berg8ca151b2013-01-24 14:25:36 +010086#define IWL_MVM_STATION_COUNT 16
87
88/* commands */
89enum {
90 MVM_ALIVE = 0x1,
91 REPLY_ERROR = 0x2,
92
93 INIT_COMPLETE_NOTIF = 0x4,
94
95 /* PHY context commands */
96 PHY_CONTEXT_CMD = 0x8,
97 DBG_CFG = 0x9,
98
99 /* station table */
Max Stepanov5a258aa2013-04-07 09:11:21 +0300100 ADD_STA_KEY = 0x17,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100101 ADD_STA = 0x18,
102 REMOVE_STA = 0x19,
103
104 /* TX */
105 TX_CMD = 0x1c,
106 TXPATH_FLUSH = 0x1e,
107 MGMT_MCAST_KEY = 0x1f,
108
109 /* global key */
110 WEP_KEY = 0x20,
111
112 /* MAC and Binding commands */
113 MAC_CONTEXT_CMD = 0x28,
114 TIME_EVENT_CMD = 0x29, /* both CMD and response */
115 TIME_EVENT_NOTIFICATION = 0x2a,
116 BINDING_CONTEXT_CMD = 0x2b,
117 TIME_QUOTA_CMD = 0x2c,
Johannes Berg4ac6cb52013-08-08 09:30:13 +0200118 NON_QOS_TX_COUNTER_CMD = 0x2d,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100119
120 LQ_CMD = 0x4e,
121
122 /* Calibration */
123 TEMPERATURE_NOTIFICATION = 0x62,
124 CALIBRATION_CFG_CMD = 0x65,
125 CALIBRATION_RES_NOTIFICATION = 0x66,
126 CALIBRATION_COMPLETE_NOTIFICATION = 0x67,
127 RADIO_VERSION_NOTIFICATION = 0x68,
128
129 /* Scan offload */
130 SCAN_OFFLOAD_REQUEST_CMD = 0x51,
131 SCAN_OFFLOAD_ABORT_CMD = 0x52,
132 SCAN_OFFLOAD_COMPLETE = 0x6D,
133 SCAN_OFFLOAD_UPDATE_PROFILES_CMD = 0x6E,
134 SCAN_OFFLOAD_CONFIG_CMD = 0x6f,
David Spinadel35a000b2013-08-28 09:29:43 +0300135 MATCH_FOUND_NOTIFICATION = 0xd9,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100136
137 /* Phy */
138 PHY_CONFIGURATION_CMD = 0x6a,
139 CALIB_RES_NOTIF_PHY_DB = 0x6b,
140 /* PHY_DB_CMD = 0x6c, */
141
Alexander Bondare811ada2013-03-10 15:29:44 +0200142 /* Power - legacy power table command */
Johannes Berg8ca151b2013-01-24 14:25:36 +0100143 POWER_TABLE_CMD = 0x77,
Alexander Bondar175a70b2013-04-14 20:59:37 +0300144 PSM_UAPSD_AP_MISBEHAVING_NOTIFICATION = 0x78,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100145
Eytan Lifshitz9ee718a2013-05-19 19:14:41 +0300146 /* Thermal Throttling*/
147 REPLY_THERMAL_MNG_BACKOFF = 0x7e,
148
Johannes Berg8ca151b2013-01-24 14:25:36 +0100149 /* Scanning */
150 SCAN_REQUEST_CMD = 0x80,
151 SCAN_ABORT_CMD = 0x81,
152 SCAN_START_NOTIFICATION = 0x82,
153 SCAN_RESULTS_NOTIFICATION = 0x83,
154 SCAN_COMPLETE_NOTIFICATION = 0x84,
155
156 /* NVM */
157 NVM_ACCESS_CMD = 0x88,
158
159 SET_CALIB_DEFAULT_CMD = 0x8e,
160
Ilan Peer571765c2013-03-05 15:26:03 +0200161 BEACON_NOTIFICATION = 0x90,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100162 BEACON_TEMPLATE_CMD = 0x91,
163 TX_ANT_CONFIGURATION_CMD = 0x98,
Emmanuel Grumbachfb3ceb82013-01-14 15:04:01 +0200164 BT_CONFIG = 0x9b,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100165 STATISTICS_NOTIFICATION = 0x9d,
Johannes Berg3e56ead2013-02-15 22:23:18 +0100166 EOSP_NOTIFICATION = 0x9e,
Matti Gottlieb88f2fd72013-07-09 15:25:46 +0300167 REDUCE_TX_POWER_CMD = 0x9f,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100168
169 /* RF-KILL commands and notifications */
170 CARD_STATE_CMD = 0xa0,
171 CARD_STATE_NOTIFICATION = 0xa1,
172
Hila Gonend64048e2013-03-13 18:00:03 +0200173 MISSED_BEACONS_NOTIFICATION = 0xa2,
174
Alexander Bondare811ada2013-03-10 15:29:44 +0200175 /* Power - new power table command */
176 MAC_PM_POWER_TABLE = 0xa9,
177
Johannes Berg8ca151b2013-01-24 14:25:36 +0100178 REPLY_RX_PHY_CMD = 0xc0,
179 REPLY_RX_MPDU_CMD = 0xc1,
180 BA_NOTIF = 0xc5,
181
Emmanuel Grumbachfb3ceb82013-01-14 15:04:01 +0200182 /* BT Coex */
183 BT_COEX_PRIO_TABLE = 0xcc,
184 BT_COEX_PROT_ENV = 0xcd,
185 BT_PROFILE_NOTIFICATION = 0xce,
Emmanuel Grumbachdac94da2013-06-18 07:35:27 +0300186 BT_COEX_CI = 0x5d,
Emmanuel Grumbachfb3ceb82013-01-14 15:04:01 +0200187
Lilach Edelstein1f3b0ff2013-10-06 13:03:32 +0200188 REPLY_SF_CFG_CMD = 0xd1,
Hila Gonen7df15b12012-12-12 11:16:19 +0200189 REPLY_BEACON_FILTERING_CMD = 0xd2,
190
Johannes Berg8ca151b2013-01-24 14:25:36 +0100191 REPLY_DEBUG_CMD = 0xf0,
192 DEBUG_LOG_MSG = 0xf7,
193
Eliad Pellerc87163b2014-01-08 10:11:11 +0200194 BCAST_FILTER_CMD = 0xcf,
Emmanuel Grumbach51b6b9e2013-05-02 15:01:24 +0300195 MCAST_FILTER_CMD = 0xd0,
196
Johannes Berg8ca151b2013-01-24 14:25:36 +0100197 /* D3 commands/notifications */
198 D3_CONFIG_CMD = 0xd3,
199 PROT_OFFLOAD_CONFIG_CMD = 0xd4,
200 OFFLOADS_QUERY_CMD = 0xd5,
201 REMOTE_WAKE_CONFIG_CMD = 0xd6,
202
203 /* for WoWLAN in particular */
204 WOWLAN_PATTERNS = 0xe0,
205 WOWLAN_CONFIGURATION = 0xe1,
206 WOWLAN_TSC_RSC_PARAM = 0xe2,
207 WOWLAN_TKIP_PARAM = 0xe3,
208 WOWLAN_KEK_KCK_MATERIAL = 0xe4,
209 WOWLAN_GET_STATUSES = 0xe5,
210 WOWLAN_TX_POWER_PER_DB = 0xe6,
211
212 /* and for NetDetect */
213 NET_DETECT_CONFIG_CMD = 0x54,
214 NET_DETECT_PROFILES_QUERY_CMD = 0x56,
215 NET_DETECT_PROFILES_CMD = 0x57,
216 NET_DETECT_HOTSPOTS_CMD = 0x58,
217 NET_DETECT_HOTSPOTS_QUERY_CMD = 0x59,
218
219 REPLY_MAX = 0xff,
220};
221
222/**
223 * struct iwl_cmd_response - generic response struct for most commands
224 * @status: status of the command asked, changes for each one
225 */
226struct iwl_cmd_response {
227 __le32 status;
228};
229
230/*
231 * struct iwl_tx_ant_cfg_cmd
232 * @valid: valid antenna configuration
233 */
234struct iwl_tx_ant_cfg_cmd {
235 __le32 valid;
236} __packed;
237
Matti Gottlieb88f2fd72013-07-09 15:25:46 +0300238/**
239 * struct iwl_reduce_tx_power_cmd - TX power reduction command
240 * REDUCE_TX_POWER_CMD = 0x9f
241 * @flags: (reserved for future implementation)
242 * @mac_context_id: id of the mac ctx for which we are reducing TX power.
243 * @pwr_restriction: TX power restriction in dBms.
244 */
245struct iwl_reduce_tx_power_cmd {
246 u8 flags;
247 u8 mac_context_id;
248 __le16 pwr_restriction;
249} __packed; /* TX_REDUCED_POWER_API_S_VER_1 */
250
Johannes Berg8ca151b2013-01-24 14:25:36 +0100251/*
252 * Calibration control struct.
253 * Sent as part of the phy configuration command.
254 * @flow_trigger: bitmap for which calibrations to perform according to
255 * flow triggers.
256 * @event_trigger: bitmap for which calibrations to perform according to
257 * event triggers.
258 */
259struct iwl_calib_ctrl {
260 __le32 flow_trigger;
261 __le32 event_trigger;
262} __packed;
263
264/* This enum defines the bitmap of various calibrations to enable in both
265 * init ucode and runtime ucode through CALIBRATION_CFG_CMD.
266 */
267enum iwl_calib_cfg {
268 IWL_CALIB_CFG_XTAL_IDX = BIT(0),
269 IWL_CALIB_CFG_TEMPERATURE_IDX = BIT(1),
270 IWL_CALIB_CFG_VOLTAGE_READ_IDX = BIT(2),
271 IWL_CALIB_CFG_PAPD_IDX = BIT(3),
272 IWL_CALIB_CFG_TX_PWR_IDX = BIT(4),
273 IWL_CALIB_CFG_DC_IDX = BIT(5),
274 IWL_CALIB_CFG_BB_FILTER_IDX = BIT(6),
275 IWL_CALIB_CFG_LO_LEAKAGE_IDX = BIT(7),
276 IWL_CALIB_CFG_TX_IQ_IDX = BIT(8),
277 IWL_CALIB_CFG_TX_IQ_SKEW_IDX = BIT(9),
278 IWL_CALIB_CFG_RX_IQ_IDX = BIT(10),
279 IWL_CALIB_CFG_RX_IQ_SKEW_IDX = BIT(11),
280 IWL_CALIB_CFG_SENSITIVITY_IDX = BIT(12),
281 IWL_CALIB_CFG_CHAIN_NOISE_IDX = BIT(13),
282 IWL_CALIB_CFG_DISCONNECTED_ANT_IDX = BIT(14),
283 IWL_CALIB_CFG_ANT_COUPLING_IDX = BIT(15),
284 IWL_CALIB_CFG_DAC_IDX = BIT(16),
285 IWL_CALIB_CFG_ABS_IDX = BIT(17),
286 IWL_CALIB_CFG_AGC_IDX = BIT(18),
287};
288
289/*
290 * Phy configuration command.
291 */
292struct iwl_phy_cfg_cmd {
293 __le32 phy_cfg;
294 struct iwl_calib_ctrl calib_control;
295} __packed;
296
297#define PHY_CFG_RADIO_TYPE (BIT(0) | BIT(1))
298#define PHY_CFG_RADIO_STEP (BIT(2) | BIT(3))
299#define PHY_CFG_RADIO_DASH (BIT(4) | BIT(5))
300#define PHY_CFG_PRODUCT_NUMBER (BIT(6) | BIT(7))
301#define PHY_CFG_TX_CHAIN_A BIT(8)
302#define PHY_CFG_TX_CHAIN_B BIT(9)
303#define PHY_CFG_TX_CHAIN_C BIT(10)
304#define PHY_CFG_RX_CHAIN_A BIT(12)
305#define PHY_CFG_RX_CHAIN_B BIT(13)
306#define PHY_CFG_RX_CHAIN_C BIT(14)
307
Eran Hararyae2b21b2014-01-09 08:08:24 +0200308#define NVM_MAX_NUM_SECTIONS 11
Johannes Berg8ca151b2013-01-24 14:25:36 +0100309
310/* Target of the NVM_ACCESS_CMD */
311enum {
312 NVM_ACCESS_TARGET_CACHE = 0,
313 NVM_ACCESS_TARGET_OTP = 1,
314 NVM_ACCESS_TARGET_EEPROM = 2,
315};
316
Emmanuel Grumbachb9545b42013-03-06 11:34:44 +0200317/* Section types for NVM_ACCESS_CMD */
Johannes Berg8ca151b2013-01-24 14:25:36 +0100318enum {
Eran Hararyae2b21b2014-01-09 08:08:24 +0200319 NVM_SECTION_TYPE_SW = 1,
320 NVM_SECTION_TYPE_CALIBRATION = 4,
321 NVM_SECTION_TYPE_PRODUCTION = 5,
Johannes Berg8ca151b2013-01-24 14:25:36 +0100322};
323
324/**
325 * struct iwl_nvm_access_cmd_ver2 - Request the device to send an NVM section
326 * @op_code: 0 - read, 1 - write
327 * @target: NVM_ACCESS_TARGET_*
328 * @type: NVM_SECTION_TYPE_*
329 * @offset: offset in bytes into the section
330 * @length: in bytes, to read/write
331 * @data: if write operation, the data to write. On read its empty
332 */
Emmanuel Grumbachb9545b42013-03-06 11:34:44 +0200333struct iwl_nvm_access_cmd {
Johannes Berg8ca151b2013-01-24 14:25:36 +0100334 u8 op_code;
335 u8 target;
336 __le16 type;
337 __le16 offset;
338 __le16 length;
339 u8 data[];
340} __packed; /* NVM_ACCESS_CMD_API_S_VER_2 */
341
342/**
343 * struct iwl_nvm_access_resp_ver2 - response to NVM_ACCESS_CMD
344 * @offset: offset in bytes into the section
345 * @length: in bytes, either how much was written or read
346 * @type: NVM_SECTION_TYPE_*
347 * @status: 0 for success, fail otherwise
348 * @data: if read operation, the data returned. Empty on write.
349 */
Emmanuel Grumbachb9545b42013-03-06 11:34:44 +0200350struct iwl_nvm_access_resp {
Johannes Berg8ca151b2013-01-24 14:25:36 +0100351 __le16 offset;
352 __le16 length;
353 __le16 type;
354 __le16 status;
355 u8 data[];
356} __packed; /* NVM_ACCESS_CMD_RESP_API_S_VER_2 */
357
358/* MVM_ALIVE 0x1 */
359
360/* alive response is_valid values */
361#define ALIVE_RESP_UCODE_OK BIT(0)
362#define ALIVE_RESP_RFKILL BIT(1)
363
364/* alive response ver_type values */
365enum {
366 FW_TYPE_HW = 0,
367 FW_TYPE_PROT = 1,
368 FW_TYPE_AP = 2,
369 FW_TYPE_WOWLAN = 3,
370 FW_TYPE_TIMING = 4,
371 FW_TYPE_WIPAN = 5
372};
373
374/* alive response ver_subtype values */
375enum {
376 FW_SUBTYPE_FULL_FEATURE = 0,
377 FW_SUBTYPE_BOOTSRAP = 1, /* Not valid */
378 FW_SUBTYPE_REDUCED = 2,
379 FW_SUBTYPE_ALIVE_ONLY = 3,
380 FW_SUBTYPE_WOWLAN = 4,
381 FW_SUBTYPE_AP_SUBTYPE = 5,
382 FW_SUBTYPE_WIPAN = 6,
383 FW_SUBTYPE_INITIALIZE = 9
384};
385
386#define IWL_ALIVE_STATUS_ERR 0xDEAD
387#define IWL_ALIVE_STATUS_OK 0xCAFE
388
389#define IWL_ALIVE_FLG_RFKILL BIT(0)
390
391struct mvm_alive_resp {
392 __le16 status;
393 __le16 flags;
394 u8 ucode_minor;
395 u8 ucode_major;
396 __le16 id;
397 u8 api_minor;
398 u8 api_major;
399 u8 ver_subtype;
400 u8 ver_type;
401 u8 mac;
402 u8 opt;
403 __le16 reserved2;
404 __le32 timestamp;
405 __le32 error_event_table_ptr; /* SRAM address for error log */
406 __le32 log_event_table_ptr; /* SRAM address for event log */
407 __le32 cpu_register_ptr;
408 __le32 dbgm_config_ptr;
409 __le32 alive_counter_ptr;
410 __le32 scd_base_ptr; /* SRAM address for SCD */
411} __packed; /* ALIVE_RES_API_S_VER_1 */
412
413/* Error response/notification */
414enum {
415 FW_ERR_UNKNOWN_CMD = 0x0,
416 FW_ERR_INVALID_CMD_PARAM = 0x1,
417 FW_ERR_SERVICE = 0x2,
418 FW_ERR_ARC_MEMORY = 0x3,
419 FW_ERR_ARC_CODE = 0x4,
420 FW_ERR_WATCH_DOG = 0x5,
421 FW_ERR_WEP_GRP_KEY_INDX = 0x10,
422 FW_ERR_WEP_KEY_SIZE = 0x11,
423 FW_ERR_OBSOLETE_FUNC = 0x12,
424 FW_ERR_UNEXPECTED = 0xFE,
425 FW_ERR_FATAL = 0xFF
426};
427
428/**
429 * struct iwl_error_resp - FW error indication
430 * ( REPLY_ERROR = 0x2 )
431 * @error_type: one of FW_ERR_*
432 * @cmd_id: the command ID for which the error occured
433 * @bad_cmd_seq_num: sequence number of the erroneous command
434 * @error_service: which service created the error, applicable only if
435 * error_type = 2, otherwise 0
436 * @timestamp: TSF in usecs.
437 */
438struct iwl_error_resp {
439 __le32 error_type;
440 u8 cmd_id;
441 u8 reserved1;
442 __le16 bad_cmd_seq_num;
443 __le32 error_service;
444 __le64 timestamp;
445} __packed;
446
447
448/* Common PHY, MAC and Bindings definitions */
449
450#define MAX_MACS_IN_BINDING (3)
451#define MAX_BINDINGS (4)
452#define AUX_BINDING_INDEX (3)
453#define MAX_PHYS (4)
454
455/* Used to extract ID and color from the context dword */
456#define FW_CTXT_ID_POS (0)
457#define FW_CTXT_ID_MSK (0xff << FW_CTXT_ID_POS)
458#define FW_CTXT_COLOR_POS (8)
459#define FW_CTXT_COLOR_MSK (0xff << FW_CTXT_COLOR_POS)
460#define FW_CTXT_INVALID (0xffffffff)
461
462#define FW_CMD_ID_AND_COLOR(_id, _color) ((_id << FW_CTXT_ID_POS) |\
463 (_color << FW_CTXT_COLOR_POS))
464
465/* Possible actions on PHYs, MACs and Bindings */
466enum {
467 FW_CTXT_ACTION_STUB = 0,
468 FW_CTXT_ACTION_ADD,
469 FW_CTXT_ACTION_MODIFY,
470 FW_CTXT_ACTION_REMOVE,
471 FW_CTXT_ACTION_NUM
472}; /* COMMON_CONTEXT_ACTION_API_E_VER_1 */
473
474/* Time Events */
475
476/* Time Event types, according to MAC type */
477enum iwl_time_event_type {
478 /* BSS Station Events */
479 TE_BSS_STA_AGGRESSIVE_ASSOC,
480 TE_BSS_STA_ASSOC,
481 TE_BSS_EAP_DHCP_PROT,
482 TE_BSS_QUIET_PERIOD,
483
484 /* P2P Device Events */
485 TE_P2P_DEVICE_DISCOVERABLE,
486 TE_P2P_DEVICE_LISTEN,
487 TE_P2P_DEVICE_ACTION_SCAN,
488 TE_P2P_DEVICE_FULL_SCAN,
489
490 /* P2P Client Events */
491 TE_P2P_CLIENT_AGGRESSIVE_ASSOC,
492 TE_P2P_CLIENT_ASSOC,
493 TE_P2P_CLIENT_QUIET_PERIOD,
494
495 /* P2P GO Events */
496 TE_P2P_GO_ASSOC_PROT,
497 TE_P2P_GO_REPETITIVE_NOA,
498 TE_P2P_GO_CT_WINDOW,
499
500 /* WiDi Sync Events */
501 TE_WIDI_TX_SYNC,
502
503 TE_MAX
504}; /* MAC_EVENT_TYPE_API_E_VER_1 */
505
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300506
507
508/* Time event - defines for command API v1 */
Johannes Berg8ca151b2013-01-24 14:25:36 +0100509
510/*
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300511 * @TE_V1_FRAG_NONE: fragmentation of the time event is NOT allowed.
512 * @TE_V1_FRAG_SINGLE: fragmentation of the time event is allowed, but only
513 * the first fragment is scheduled.
514 * @TE_V1_FRAG_DUAL: fragmentation of the time event is allowed, but only
515 * the first 2 fragments are scheduled.
516 * @TE_V1_FRAG_ENDLESS: fragmentation of the time event is allowed, and any
517 * number of fragments are valid.
Johannes Berg8ca151b2013-01-24 14:25:36 +0100518 *
519 * Other than the constant defined above, specifying a fragmentation value 'x'
520 * means that the event can be fragmented but only the first 'x' will be
521 * scheduled.
522 */
523enum {
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300524 TE_V1_FRAG_NONE = 0,
525 TE_V1_FRAG_SINGLE = 1,
526 TE_V1_FRAG_DUAL = 2,
527 TE_V1_FRAG_ENDLESS = 0xffffffff
Johannes Berg8ca151b2013-01-24 14:25:36 +0100528};
529
Johannes Berg8ca151b2013-01-24 14:25:36 +0100530/* If a Time Event can be fragmented, this is the max number of fragments */
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300531#define TE_V1_FRAG_MAX_MSK 0x0fffffff
532/* Repeat the time event endlessly (until removed) */
533#define TE_V1_REPEAT_ENDLESS 0xffffffff
534/* If a Time Event has bounded repetitions, this is the maximal value */
535#define TE_V1_REPEAT_MAX_MSK_V1 0x0fffffff
536
537/* Time Event dependencies: none, on another TE, or in a specific time */
538enum {
539 TE_V1_INDEPENDENT = 0,
540 TE_V1_DEP_OTHER = BIT(0),
541 TE_V1_DEP_TSF = BIT(1),
542 TE_V1_EVENT_SOCIOPATHIC = BIT(2),
543}; /* MAC_EVENT_DEPENDENCY_POLICY_API_E_VER_2 */
544
545/*
546 * @TE_V1_NOTIF_NONE: no notifications
547 * @TE_V1_NOTIF_HOST_EVENT_START: request/receive notification on event start
548 * @TE_V1_NOTIF_HOST_EVENT_END:request/receive notification on event end
549 * @TE_V1_NOTIF_INTERNAL_EVENT_START: internal FW use
550 * @TE_V1_NOTIF_INTERNAL_EVENT_END: internal FW use.
551 * @TE_V1_NOTIF_HOST_FRAG_START: request/receive notification on frag start
552 * @TE_V1_NOTIF_HOST_FRAG_END:request/receive notification on frag end
553 * @TE_V1_NOTIF_INTERNAL_FRAG_START: internal FW use.
554 * @TE_V1_NOTIF_INTERNAL_FRAG_END: internal FW use.
555 *
556 * Supported Time event notifications configuration.
557 * A notification (both event and fragment) includes a status indicating weather
558 * the FW was able to schedule the event or not. For fragment start/end
559 * notification the status is always success. There is no start/end fragment
560 * notification for monolithic events.
561 */
562enum {
563 TE_V1_NOTIF_NONE = 0,
564 TE_V1_NOTIF_HOST_EVENT_START = BIT(0),
565 TE_V1_NOTIF_HOST_EVENT_END = BIT(1),
566 TE_V1_NOTIF_INTERNAL_EVENT_START = BIT(2),
567 TE_V1_NOTIF_INTERNAL_EVENT_END = BIT(3),
568 TE_V1_NOTIF_HOST_FRAG_START = BIT(4),
569 TE_V1_NOTIF_HOST_FRAG_END = BIT(5),
570 TE_V1_NOTIF_INTERNAL_FRAG_START = BIT(6),
571 TE_V1_NOTIF_INTERNAL_FRAG_END = BIT(7),
572}; /* MAC_EVENT_ACTION_API_E_VER_2 */
573
Johannes Berg8ca151b2013-01-24 14:25:36 +0100574
575/**
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300576 * struct iwl_time_event_cmd_api_v1 - configuring Time Events
577 * with struct MAC_TIME_EVENT_DATA_API_S_VER_1 (see also
578 * with version 2. determined by IWL_UCODE_TLV_FLAGS)
Johannes Berg8ca151b2013-01-24 14:25:36 +0100579 * ( TIME_EVENT_CMD = 0x29 )
580 * @id_and_color: ID and color of the relevant MAC
581 * @action: action to perform, one of FW_CTXT_ACTION_*
582 * @id: this field has two meanings, depending on the action:
583 * If the action is ADD, then it means the type of event to add.
584 * For all other actions it is the unique event ID assigned when the
585 * event was added by the FW.
586 * @apply_time: When to start the Time Event (in GP2)
587 * @max_delay: maximum delay to event's start (apply time), in TU
588 * @depends_on: the unique ID of the event we depend on (if any)
589 * @interval: interval between repetitions, in TU
590 * @interval_reciprocal: 2^32 / interval
591 * @duration: duration of event in TU
592 * @repeat: how many repetitions to do, can be TE_REPEAT_ENDLESS
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300593 * @dep_policy: one of TE_V1_INDEPENDENT, TE_V1_DEP_OTHER, TE_V1_DEP_TSF
594 * and TE_V1_EVENT_SOCIOPATHIC
Johannes Berg8ca151b2013-01-24 14:25:36 +0100595 * @is_present: 0 or 1, are we present or absent during the Time Event
596 * @max_frags: maximal number of fragments the Time Event can be divided to
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300597 * @notify: notifications using TE_V1_NOTIF_* (whom to notify when)
Johannes Berg8ca151b2013-01-24 14:25:36 +0100598 */
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300599struct iwl_time_event_cmd_v1 {
Johannes Berg8ca151b2013-01-24 14:25:36 +0100600 /* COMMON_INDEX_HDR_API_S_VER_1 */
601 __le32 id_and_color;
602 __le32 action;
603 __le32 id;
604 /* MAC_TIME_EVENT_DATA_API_S_VER_1 */
605 __le32 apply_time;
606 __le32 max_delay;
607 __le32 dep_policy;
608 __le32 depends_on;
609 __le32 is_present;
610 __le32 max_frags;
611 __le32 interval;
612 __le32 interval_reciprocal;
613 __le32 duration;
614 __le32 repeat;
615 __le32 notify;
616} __packed; /* MAC_TIME_EVENT_CMD_API_S_VER_1 */
617
Eytan Lifshitzf8f03c32013-08-07 19:36:42 +0300618
619/* Time event - defines for command API v2 */
620
621/*
622 * @TE_V2_FRAG_NONE: fragmentation of the time event is NOT allowed.
623 * @TE_V2_FRAG_SINGLE: fragmentation of the time event is allowed, but only
624 * the first fragment is scheduled.
625 * @TE_V2_FRAG_DUAL: fragmentation of the time event is allowed, but only
626 * the first 2 fragments are scheduled.
627 * @TE_V2_FRAG_ENDLESS: fragmentation of the time event is allowed, and any
628 * number of fragments are valid.
629 *
630 * Other than the constant defined above, specifying a fragmentation value 'x'
631 * means that the event can be fragmented but only the first 'x' will be
632 * scheduled.
633 */
634enum {
635 TE_V2_FRAG_NONE = 0,
636 TE_V2_FRAG_SINGLE = 1,
637 TE_V2_FRAG_DUAL = 2,
638 TE_V2_FRAG_MAX = 0xfe,
639 TE_V2_FRAG_ENDLESS = 0xff
640};
641
642/* Repeat the time event endlessly (until removed) */
643#define TE_V2_REPEAT_ENDLESS 0xff
644/* If a Time Event has bounded repetitions, this is the maximal value */
645#define TE_V2_REPEAT_MAX 0xfe
646
647#define TE_V2_PLACEMENT_POS 12
648#define TE_V2_ABSENCE_POS 15
649
650/* Time event policy values (for time event cmd api v2)
651 * A notification (both event and fragment) includes a status indicating weather
652 * the FW was able to schedule the event or not. For fragment start/end
653 * notification the status is always success. There is no start/end fragment
654 * notification for monolithic events.
655 *
656 * @TE_V2_DEFAULT_POLICY: independent, social, present, unoticable
657 * @TE_V2_NOTIF_HOST_EVENT_START: request/receive notification on event start
658 * @TE_V2_NOTIF_HOST_EVENT_END:request/receive notification on event end
659 * @TE_V2_NOTIF_INTERNAL_EVENT_START: internal FW use
660 * @TE_V2_NOTIF_INTERNAL_EVENT_END: internal FW use.
661 * @TE_V2_NOTIF_HOST_FRAG_START: request/receive notification on frag start
662 * @TE_V2_NOTIF_HOST_FRAG_END:request/receive notification on frag end
663 * @TE_V2_NOTIF_INTERNAL_FRAG_START: internal FW use.
664 * @TE_V2_NOTIF_INTERNAL_FRAG_END: internal FW use.
665 * @TE_V2_DEP_OTHER: depends on another time event
666 * @TE_V2_DEP_TSF: depends on a specific time
667 * @TE_V2_EVENT_SOCIOPATHIC: can't co-exist with other events of tha same MAC
668 * @TE_V2_ABSENCE: are we present or absent during the Time Event.
669 */
670enum {
671 TE_V2_DEFAULT_POLICY = 0x0,
672
673 /* notifications (event start/stop, fragment start/stop) */
674 TE_V2_NOTIF_HOST_EVENT_START = BIT(0),
675 TE_V2_NOTIF_HOST_EVENT_END = BIT(1),
676 TE_V2_NOTIF_INTERNAL_EVENT_START = BIT(2),
677 TE_V2_NOTIF_INTERNAL_EVENT_END = BIT(3),
678
679 TE_V2_NOTIF_HOST_FRAG_START = BIT(4),
680 TE_V2_NOTIF_HOST_FRAG_END = BIT(5),
681 TE_V2_NOTIF_INTERNAL_FRAG_START = BIT(6),
682 TE_V2_NOTIF_INTERNAL_FRAG_END = BIT(7),
683
684 TE_V2_NOTIF_MSK = 0xff,
685
686 /* placement characteristics */
687 TE_V2_DEP_OTHER = BIT(TE_V2_PLACEMENT_POS),
688 TE_V2_DEP_TSF = BIT(TE_V2_PLACEMENT_POS + 1),
689 TE_V2_EVENT_SOCIOPATHIC = BIT(TE_V2_PLACEMENT_POS + 2),
690
691 /* are we present or absent during the Time Event. */
692 TE_V2_ABSENCE = BIT(TE_V2_ABSENCE_POS),
693};
694
695/**
696 * struct iwl_time_event_cmd_api_v2 - configuring Time Events
697 * with struct MAC_TIME_EVENT_DATA_API_S_VER_2 (see also
698 * with version 1. determined by IWL_UCODE_TLV_FLAGS)
699 * ( TIME_EVENT_CMD = 0x29 )
700 * @id_and_color: ID and color of the relevant MAC
701 * @action: action to perform, one of FW_CTXT_ACTION_*
702 * @id: this field has two meanings, depending on the action:
703 * If the action is ADD, then it means the type of event to add.
704 * For all other actions it is the unique event ID assigned when the
705 * event was added by the FW.
706 * @apply_time: When to start the Time Event (in GP2)
707 * @max_delay: maximum delay to event's start (apply time), in TU
708 * @depends_on: the unique ID of the event we depend on (if any)
709 * @interval: interval between repetitions, in TU
710 * @duration: duration of event in TU
711 * @repeat: how many repetitions to do, can be TE_REPEAT_ENDLESS
712 * @max_frags: maximal number of fragments the Time Event can be divided to
713 * @policy: defines whether uCode shall notify the host or other uCode modules
714 * on event and/or fragment start and/or end
715 * using one of TE_INDEPENDENT, TE_DEP_OTHER, TE_DEP_TSF
716 * TE_EVENT_SOCIOPATHIC
717 * using TE_ABSENCE and using TE_NOTIF_*
718 */
719struct iwl_time_event_cmd_v2 {
720 /* COMMON_INDEX_HDR_API_S_VER_1 */
721 __le32 id_and_color;
722 __le32 action;
723 __le32 id;
724 /* MAC_TIME_EVENT_DATA_API_S_VER_2 */
725 __le32 apply_time;
726 __le32 max_delay;
727 __le32 depends_on;
728 __le32 interval;
729 __le32 duration;
730 u8 repeat;
731 u8 max_frags;
732 __le16 policy;
733} __packed; /* MAC_TIME_EVENT_CMD_API_S_VER_2 */
734
Johannes Berg8ca151b2013-01-24 14:25:36 +0100735/**
736 * struct iwl_time_event_resp - response structure to iwl_time_event_cmd
737 * @status: bit 0 indicates success, all others specify errors
738 * @id: the Time Event type
739 * @unique_id: the unique ID assigned (in ADD) or given (others) to the TE
740 * @id_and_color: ID and color of the relevant MAC
741 */
742struct iwl_time_event_resp {
743 __le32 status;
744 __le32 id;
745 __le32 unique_id;
746 __le32 id_and_color;
747} __packed; /* MAC_TIME_EVENT_RSP_API_S_VER_1 */
748
749/**
750 * struct iwl_time_event_notif - notifications of time event start/stop
751 * ( TIME_EVENT_NOTIFICATION = 0x2a )
752 * @timestamp: action timestamp in GP2
753 * @session_id: session's unique id
754 * @unique_id: unique id of the Time Event itself
755 * @id_and_color: ID and color of the relevant MAC
756 * @action: one of TE_NOTIF_START or TE_NOTIF_END
757 * @status: true if scheduled, false otherwise (not executed)
758 */
759struct iwl_time_event_notif {
760 __le32 timestamp;
761 __le32 session_id;
762 __le32 unique_id;
763 __le32 id_and_color;
764 __le32 action;
765 __le32 status;
766} __packed; /* MAC_TIME_EVENT_NTFY_API_S_VER_1 */
767
768
769/* Bindings and Time Quota */
770
771/**
772 * struct iwl_binding_cmd - configuring bindings
773 * ( BINDING_CONTEXT_CMD = 0x2b )
774 * @id_and_color: ID and color of the relevant Binding
775 * @action: action to perform, one of FW_CTXT_ACTION_*
776 * @macs: array of MAC id and colors which belong to the binding
777 * @phy: PHY id and color which belongs to the binding
778 */
779struct iwl_binding_cmd {
780 /* COMMON_INDEX_HDR_API_S_VER_1 */
781 __le32 id_and_color;
782 __le32 action;
783 /* BINDING_DATA_API_S_VER_1 */
784 __le32 macs[MAX_MACS_IN_BINDING];
785 __le32 phy;
786} __packed; /* BINDING_CMD_API_S_VER_1 */
787
Ilan Peer35adfd62013-02-04 13:16:24 +0200788/* The maximal number of fragments in the FW's schedule session */
789#define IWL_MVM_MAX_QUOTA 128
790
Johannes Berg8ca151b2013-01-24 14:25:36 +0100791/**
792 * struct iwl_time_quota_data - configuration of time quota per binding
793 * @id_and_color: ID and color of the relevant Binding
794 * @quota: absolute time quota in TU. The scheduler will try to divide the
795 * remainig quota (after Time Events) according to this quota.
796 * @max_duration: max uninterrupted context duration in TU
797 */
798struct iwl_time_quota_data {
799 __le32 id_and_color;
800 __le32 quota;
801 __le32 max_duration;
802} __packed; /* TIME_QUOTA_DATA_API_S_VER_1 */
803
804/**
805 * struct iwl_time_quota_cmd - configuration of time quota between bindings
806 * ( TIME_QUOTA_CMD = 0x2c )
807 * @quotas: allocations per binding
808 */
809struct iwl_time_quota_cmd {
810 struct iwl_time_quota_data quotas[MAX_BINDINGS];
811} __packed; /* TIME_QUOTA_ALLOCATION_CMD_API_S_VER_1 */
812
813
814/* PHY context */
815
816/* Supported bands */
817#define PHY_BAND_5 (0)
818#define PHY_BAND_24 (1)
819
820/* Supported channel width, vary if there is VHT support */
821#define PHY_VHT_CHANNEL_MODE20 (0x0)
822#define PHY_VHT_CHANNEL_MODE40 (0x1)
823#define PHY_VHT_CHANNEL_MODE80 (0x2)
824#define PHY_VHT_CHANNEL_MODE160 (0x3)
825
826/*
827 * Control channel position:
828 * For legacy set bit means upper channel, otherwise lower.
829 * For VHT - bit-2 marks if the control is lower/upper relative to center-freq
830 * bits-1:0 mark the distance from the center freq. for 20Mhz, offset is 0.
831 * center_freq
832 * |
833 * 40Mhz |_______|_______|
834 * 80Mhz |_______|_______|_______|_______|
835 * 160Mhz |_______|_______|_______|_______|_______|_______|_______|_______|
836 * code 011 010 001 000 | 100 101 110 111
837 */
838#define PHY_VHT_CTRL_POS_1_BELOW (0x0)
839#define PHY_VHT_CTRL_POS_2_BELOW (0x1)
840#define PHY_VHT_CTRL_POS_3_BELOW (0x2)
841#define PHY_VHT_CTRL_POS_4_BELOW (0x3)
842#define PHY_VHT_CTRL_POS_1_ABOVE (0x4)
843#define PHY_VHT_CTRL_POS_2_ABOVE (0x5)
844#define PHY_VHT_CTRL_POS_3_ABOVE (0x6)
845#define PHY_VHT_CTRL_POS_4_ABOVE (0x7)
846
847/*
848 * @band: PHY_BAND_*
849 * @channel: channel number
850 * @width: PHY_[VHT|LEGACY]_CHANNEL_*
851 * @ctrl channel: PHY_[VHT|LEGACY]_CTRL_*
852 */
853struct iwl_fw_channel_info {
854 u8 band;
855 u8 channel;
856 u8 width;
857 u8 ctrl_pos;
858} __packed;
859
860#define PHY_RX_CHAIN_DRIVER_FORCE_POS (0)
861#define PHY_RX_CHAIN_DRIVER_FORCE_MSK \
862 (0x1 << PHY_RX_CHAIN_DRIVER_FORCE_POS)
863#define PHY_RX_CHAIN_VALID_POS (1)
864#define PHY_RX_CHAIN_VALID_MSK \
865 (0x7 << PHY_RX_CHAIN_VALID_POS)
866#define PHY_RX_CHAIN_FORCE_SEL_POS (4)
867#define PHY_RX_CHAIN_FORCE_SEL_MSK \
868 (0x7 << PHY_RX_CHAIN_FORCE_SEL_POS)
869#define PHY_RX_CHAIN_FORCE_MIMO_SEL_POS (7)
870#define PHY_RX_CHAIN_FORCE_MIMO_SEL_MSK \
871 (0x7 << PHY_RX_CHAIN_FORCE_MIMO_SEL_POS)
872#define PHY_RX_CHAIN_CNT_POS (10)
873#define PHY_RX_CHAIN_CNT_MSK \
874 (0x3 << PHY_RX_CHAIN_CNT_POS)
875#define PHY_RX_CHAIN_MIMO_CNT_POS (12)
876#define PHY_RX_CHAIN_MIMO_CNT_MSK \
877 (0x3 << PHY_RX_CHAIN_MIMO_CNT_POS)
878#define PHY_RX_CHAIN_MIMO_FORCE_POS (14)
879#define PHY_RX_CHAIN_MIMO_FORCE_MSK \
880 (0x1 << PHY_RX_CHAIN_MIMO_FORCE_POS)
881
882/* TODO: fix the value, make it depend on firmware at runtime? */
883#define NUM_PHY_CTX 3
884
885/* TODO: complete missing documentation */
886/**
887 * struct iwl_phy_context_cmd - config of the PHY context
888 * ( PHY_CONTEXT_CMD = 0x8 )
889 * @id_and_color: ID and color of the relevant Binding
890 * @action: action to perform, one of FW_CTXT_ACTION_*
891 * @apply_time: 0 means immediate apply and context switch.
892 * other value means apply new params after X usecs
893 * @tx_param_color: ???
894 * @channel_info:
895 * @txchain_info: ???
896 * @rxchain_info: ???
897 * @acquisition_data: ???
898 * @dsp_cfg_flags: set to 0
899 */
900struct iwl_phy_context_cmd {
901 /* COMMON_INDEX_HDR_API_S_VER_1 */
902 __le32 id_and_color;
903 __le32 action;
904 /* PHY_CONTEXT_DATA_API_S_VER_1 */
905 __le32 apply_time;
906 __le32 tx_param_color;
907 struct iwl_fw_channel_info ci;
908 __le32 txchain_info;
909 __le32 rxchain_info;
910 __le32 acquisition_data;
911 __le32 dsp_cfg_flags;
912} __packed; /* PHY_CONTEXT_CMD_API_VER_1 */
913
914#define IWL_RX_INFO_PHY_CNT 8
Avri Altmana2d7b872013-07-09 01:42:17 +0300915#define IWL_RX_INFO_ENERGY_ANT_ABC_IDX 1
916#define IWL_RX_INFO_ENERGY_ANT_A_MSK 0x000000ff
917#define IWL_RX_INFO_ENERGY_ANT_B_MSK 0x0000ff00
918#define IWL_RX_INFO_ENERGY_ANT_C_MSK 0x00ff0000
919#define IWL_RX_INFO_ENERGY_ANT_A_POS 0
920#define IWL_RX_INFO_ENERGY_ANT_B_POS 8
921#define IWL_RX_INFO_ENERGY_ANT_C_POS 16
922
Johannes Berg8ca151b2013-01-24 14:25:36 +0100923#define IWL_RX_INFO_AGC_IDX 1
924#define IWL_RX_INFO_RSSI_AB_IDX 2
Emmanuel Grumbach8101a7f2013-02-28 11:54:28 +0200925#define IWL_OFDM_AGC_A_MSK 0x0000007f
926#define IWL_OFDM_AGC_A_POS 0
927#define IWL_OFDM_AGC_B_MSK 0x00003f80
928#define IWL_OFDM_AGC_B_POS 7
929#define IWL_OFDM_AGC_CODE_MSK 0x3fe00000
930#define IWL_OFDM_AGC_CODE_POS 20
Johannes Berg8ca151b2013-01-24 14:25:36 +0100931#define IWL_OFDM_RSSI_INBAND_A_MSK 0x00ff
Johannes Berg8ca151b2013-01-24 14:25:36 +0100932#define IWL_OFDM_RSSI_A_POS 0
Emmanuel Grumbach8101a7f2013-02-28 11:54:28 +0200933#define IWL_OFDM_RSSI_ALLBAND_A_MSK 0xff00
934#define IWL_OFDM_RSSI_ALLBAND_A_POS 8
Johannes Berg8ca151b2013-01-24 14:25:36 +0100935#define IWL_OFDM_RSSI_INBAND_B_MSK 0xff0000
Johannes Berg8ca151b2013-01-24 14:25:36 +0100936#define IWL_OFDM_RSSI_B_POS 16
Emmanuel Grumbach8101a7f2013-02-28 11:54:28 +0200937#define IWL_OFDM_RSSI_ALLBAND_B_MSK 0xff000000
938#define IWL_OFDM_RSSI_ALLBAND_B_POS 24
Johannes Berg8ca151b2013-01-24 14:25:36 +0100939
940/**
941 * struct iwl_rx_phy_info - phy info
942 * (REPLY_RX_PHY_CMD = 0xc0)
943 * @non_cfg_phy_cnt: non configurable DSP phy data byte count
944 * @cfg_phy_cnt: configurable DSP phy data byte count
945 * @stat_id: configurable DSP phy data set ID
946 * @reserved1:
947 * @system_timestamp: GP2 at on air rise
948 * @timestamp: TSF at on air rise
949 * @beacon_time_stamp: beacon at on-air rise
950 * @phy_flags: general phy flags: band, modulation, ...
951 * @channel: channel number
952 * @non_cfg_phy_buf: for various implementations of non_cfg_phy
953 * @rate_n_flags: RATE_MCS_*
954 * @byte_count: frame's byte-count
955 * @frame_time: frame's time on the air, based on byte count and frame rate
956 * calculation
Emmanuel Grumbach6bfcb7e2013-03-03 10:19:45 +0200957 * @mac_active_msk: what MACs were active when the frame was received
Johannes Berg8ca151b2013-01-24 14:25:36 +0100958 *
959 * Before each Rx, the device sends this data. It contains PHY information
960 * about the reception of the packet.
961 */
962struct iwl_rx_phy_info {
963 u8 non_cfg_phy_cnt;
964 u8 cfg_phy_cnt;
965 u8 stat_id;
966 u8 reserved1;
967 __le32 system_timestamp;
968 __le64 timestamp;
969 __le32 beacon_time_stamp;
970 __le16 phy_flags;
971 __le16 channel;
972 __le32 non_cfg_phy[IWL_RX_INFO_PHY_CNT];
973 __le32 rate_n_flags;
974 __le32 byte_count;
Emmanuel Grumbach6bfcb7e2013-03-03 10:19:45 +0200975 __le16 mac_active_msk;
Johannes Berg8ca151b2013-01-24 14:25:36 +0100976 __le16 frame_time;
977} __packed;
978
979struct iwl_rx_mpdu_res_start {
980 __le16 byte_count;
981 __le16 reserved;
982} __packed;
983
984/**
985 * enum iwl_rx_phy_flags - to parse %iwl_rx_phy_info phy_flags
986 * @RX_RES_PHY_FLAGS_BAND_24: true if the packet was received on 2.4 band
987 * @RX_RES_PHY_FLAGS_MOD_CCK:
988 * @RX_RES_PHY_FLAGS_SHORT_PREAMBLE: true if packet's preamble was short
989 * @RX_RES_PHY_FLAGS_NARROW_BAND:
990 * @RX_RES_PHY_FLAGS_ANTENNA: antenna on which the packet was received
991 * @RX_RES_PHY_FLAGS_AGG: set if the packet was part of an A-MPDU
992 * @RX_RES_PHY_FLAGS_OFDM_HT: The frame was an HT frame
993 * @RX_RES_PHY_FLAGS_OFDM_GF: The frame used GF preamble
994 * @RX_RES_PHY_FLAGS_OFDM_VHT: The frame was a VHT frame
995 */
996enum iwl_rx_phy_flags {
997 RX_RES_PHY_FLAGS_BAND_24 = BIT(0),
998 RX_RES_PHY_FLAGS_MOD_CCK = BIT(1),
999 RX_RES_PHY_FLAGS_SHORT_PREAMBLE = BIT(2),
1000 RX_RES_PHY_FLAGS_NARROW_BAND = BIT(3),
1001 RX_RES_PHY_FLAGS_ANTENNA = (0x7 << 4),
1002 RX_RES_PHY_FLAGS_ANTENNA_POS = 4,
1003 RX_RES_PHY_FLAGS_AGG = BIT(7),
1004 RX_RES_PHY_FLAGS_OFDM_HT = BIT(8),
1005 RX_RES_PHY_FLAGS_OFDM_GF = BIT(9),
1006 RX_RES_PHY_FLAGS_OFDM_VHT = BIT(10),
1007};
1008
1009/**
1010 * enum iwl_mvm_rx_status - written by fw for each Rx packet
1011 * @RX_MPDU_RES_STATUS_CRC_OK: CRC is fine
1012 * @RX_MPDU_RES_STATUS_OVERRUN_OK: there was no RXE overflow
1013 * @RX_MPDU_RES_STATUS_SRC_STA_FOUND:
1014 * @RX_MPDU_RES_STATUS_KEY_VALID:
1015 * @RX_MPDU_RES_STATUS_KEY_PARAM_OK:
1016 * @RX_MPDU_RES_STATUS_ICV_OK: ICV is fine, if not, the packet is destroyed
1017 * @RX_MPDU_RES_STATUS_MIC_OK: used for CCM alg only. TKIP MIC is checked
1018 * in the driver.
1019 * @RX_MPDU_RES_STATUS_TTAK_OK: TTAK is fine
1020 * @RX_MPDU_RES_STATUS_MNG_FRAME_REPLAY_ERR: valid for alg = CCM_CMAC or
1021 * alg = CCM only. Checks replay attack for 11w frames. Relevant only if
1022 * %RX_MPDU_RES_STATUS_ROBUST_MNG_FRAME is set.
1023 * @RX_MPDU_RES_STATUS_SEC_NO_ENC: this frame is not encrypted
1024 * @RX_MPDU_RES_STATUS_SEC_WEP_ENC: this frame is encrypted using WEP
1025 * @RX_MPDU_RES_STATUS_SEC_CCM_ENC: this frame is encrypted using CCM
1026 * @RX_MPDU_RES_STATUS_SEC_TKIP_ENC: this frame is encrypted using TKIP
1027 * @RX_MPDU_RES_STATUS_SEC_CCM_CMAC_ENC: this frame is encrypted using CCM_CMAC
1028 * @RX_MPDU_RES_STATUS_SEC_ENC_ERR: this frame couldn't be decrypted
1029 * @RX_MPDU_RES_STATUS_SEC_ENC_MSK: bitmask of the encryption algorithm
1030 * @RX_MPDU_RES_STATUS_DEC_DONE: this frame has been successfully decrypted
1031 * @RX_MPDU_RES_STATUS_PROTECT_FRAME_BIT_CMP:
1032 * @RX_MPDU_RES_STATUS_EXT_IV_BIT_CMP:
1033 * @RX_MPDU_RES_STATUS_KEY_ID_CMP_BIT:
1034 * @RX_MPDU_RES_STATUS_ROBUST_MNG_FRAME: this frame is an 11w management frame
1035 * @RX_MPDU_RES_STATUS_HASH_INDEX_MSK:
1036 * @RX_MPDU_RES_STATUS_STA_ID_MSK:
1037 * @RX_MPDU_RES_STATUS_RRF_KILL:
1038 * @RX_MPDU_RES_STATUS_FILTERING_MSK:
1039 * @RX_MPDU_RES_STATUS2_FILTERING_MSK:
1040 */
1041enum iwl_mvm_rx_status {
1042 RX_MPDU_RES_STATUS_CRC_OK = BIT(0),
1043 RX_MPDU_RES_STATUS_OVERRUN_OK = BIT(1),
1044 RX_MPDU_RES_STATUS_SRC_STA_FOUND = BIT(2),
1045 RX_MPDU_RES_STATUS_KEY_VALID = BIT(3),
1046 RX_MPDU_RES_STATUS_KEY_PARAM_OK = BIT(4),
1047 RX_MPDU_RES_STATUS_ICV_OK = BIT(5),
1048 RX_MPDU_RES_STATUS_MIC_OK = BIT(6),
1049 RX_MPDU_RES_STATUS_TTAK_OK = BIT(7),
1050 RX_MPDU_RES_STATUS_MNG_FRAME_REPLAY_ERR = BIT(7),
1051 RX_MPDU_RES_STATUS_SEC_NO_ENC = (0 << 8),
1052 RX_MPDU_RES_STATUS_SEC_WEP_ENC = (1 << 8),
1053 RX_MPDU_RES_STATUS_SEC_CCM_ENC = (2 << 8),
1054 RX_MPDU_RES_STATUS_SEC_TKIP_ENC = (3 << 8),
Max Stepanove36e5432013-08-27 19:56:13 +03001055 RX_MPDU_RES_STATUS_SEC_EXT_ENC = (4 << 8),
Johannes Berg8ca151b2013-01-24 14:25:36 +01001056 RX_MPDU_RES_STATUS_SEC_CCM_CMAC_ENC = (6 << 8),
1057 RX_MPDU_RES_STATUS_SEC_ENC_ERR = (7 << 8),
1058 RX_MPDU_RES_STATUS_SEC_ENC_MSK = (7 << 8),
1059 RX_MPDU_RES_STATUS_DEC_DONE = BIT(11),
1060 RX_MPDU_RES_STATUS_PROTECT_FRAME_BIT_CMP = BIT(12),
1061 RX_MPDU_RES_STATUS_EXT_IV_BIT_CMP = BIT(13),
1062 RX_MPDU_RES_STATUS_KEY_ID_CMP_BIT = BIT(14),
1063 RX_MPDU_RES_STATUS_ROBUST_MNG_FRAME = BIT(15),
1064 RX_MPDU_RES_STATUS_HASH_INDEX_MSK = (0x3F0000),
1065 RX_MPDU_RES_STATUS_STA_ID_MSK = (0x1f000000),
1066 RX_MPDU_RES_STATUS_RRF_KILL = BIT(29),
1067 RX_MPDU_RES_STATUS_FILTERING_MSK = (0xc00000),
1068 RX_MPDU_RES_STATUS2_FILTERING_MSK = (0xc0000000),
1069};
1070
1071/**
1072 * struct iwl_radio_version_notif - information on the radio version
1073 * ( RADIO_VERSION_NOTIFICATION = 0x68 )
1074 * @radio_flavor:
1075 * @radio_step:
1076 * @radio_dash:
1077 */
1078struct iwl_radio_version_notif {
1079 __le32 radio_flavor;
1080 __le32 radio_step;
1081 __le32 radio_dash;
1082} __packed; /* RADIO_VERSION_NOTOFICATION_S_VER_1 */
1083
1084enum iwl_card_state_flags {
1085 CARD_ENABLED = 0x00,
1086 HW_CARD_DISABLED = 0x01,
1087 SW_CARD_DISABLED = 0x02,
1088 CT_KILL_CARD_DISABLED = 0x04,
1089 HALT_CARD_DISABLED = 0x08,
1090 CARD_DISABLED_MSK = 0x0f,
1091 CARD_IS_RX_ON = 0x10,
1092};
1093
1094/**
1095 * struct iwl_radio_version_notif - information on the radio version
1096 * ( CARD_STATE_NOTIFICATION = 0xa1 )
1097 * @flags: %iwl_card_state_flags
1098 */
1099struct iwl_card_state_notif {
1100 __le32 flags;
1101} __packed; /* CARD_STATE_NTFY_API_S_VER_1 */
1102
1103/**
Hila Gonend64048e2013-03-13 18:00:03 +02001104 * struct iwl_missed_beacons_notif - information on missed beacons
1105 * ( MISSED_BEACONS_NOTIFICATION = 0xa2 )
1106 * @mac_id: interface ID
1107 * @consec_missed_beacons_since_last_rx: number of consecutive missed
1108 * beacons since last RX.
1109 * @consec_missed_beacons: number of consecutive missed beacons
1110 * @num_expected_beacons:
1111 * @num_recvd_beacons:
1112 */
1113struct iwl_missed_beacons_notif {
1114 __le32 mac_id;
1115 __le32 consec_missed_beacons_since_last_rx;
1116 __le32 consec_missed_beacons;
1117 __le32 num_expected_beacons;
1118 __le32 num_recvd_beacons;
1119} __packed; /* MISSED_BEACON_NTFY_API_S_VER_3 */
1120
1121/**
Johannes Berg8ca151b2013-01-24 14:25:36 +01001122 * struct iwl_set_calib_default_cmd - set default value for calibration.
1123 * ( SET_CALIB_DEFAULT_CMD = 0x8e )
1124 * @calib_index: the calibration to set value for
1125 * @length: of data
1126 * @data: the value to set for the calibration result
1127 */
1128struct iwl_set_calib_default_cmd {
1129 __le16 calib_index;
1130 __le16 length;
1131 u8 data[0];
1132} __packed; /* PHY_CALIB_OVERRIDE_VALUES_S */
1133
Emmanuel Grumbach51b6b9e2013-05-02 15:01:24 +03001134#define MAX_PORT_ID_NUM 2
Eliad Pellere59647e2013-11-28 14:08:50 +02001135#define MAX_MCAST_FILTERING_ADDRESSES 256
Emmanuel Grumbach51b6b9e2013-05-02 15:01:24 +03001136
1137/**
1138 * struct iwl_mcast_filter_cmd - configure multicast filter.
1139 * @filter_own: Set 1 to filter out multicast packets sent by station itself
1140 * @port_id: Multicast MAC addresses array specifier. This is a strange way
1141 * to identify network interface adopted in host-device IF.
1142 * It is used by FW as index in array of addresses. This array has
1143 * MAX_PORT_ID_NUM members.
1144 * @count: Number of MAC addresses in the array
1145 * @pass_all: Set 1 to pass all multicast packets.
1146 * @bssid: current association BSSID.
1147 * @addr_list: Place holder for array of MAC addresses.
1148 * IMPORTANT: add padding if necessary to ensure DWORD alignment.
1149 */
1150struct iwl_mcast_filter_cmd {
1151 u8 filter_own;
1152 u8 port_id;
1153 u8 count;
1154 u8 pass_all;
1155 u8 bssid[6];
1156 u8 reserved[2];
1157 u8 addr_list[0];
1158} __packed; /* MCAST_FILTERING_CMD_API_S_VER_1 */
1159
Eliad Pellerc87163b2014-01-08 10:11:11 +02001160#define MAX_BCAST_FILTERS 8
1161#define MAX_BCAST_FILTER_ATTRS 2
1162
1163/**
1164 * enum iwl_mvm_bcast_filter_attr_offset - written by fw for each Rx packet
1165 * @BCAST_FILTER_OFFSET_PAYLOAD_START: offset is from payload start.
1166 * @BCAST_FILTER_OFFSET_IP_END: offset is from ip header end (i.e.
1167 * start of ip payload).
1168 */
1169enum iwl_mvm_bcast_filter_attr_offset {
1170 BCAST_FILTER_OFFSET_PAYLOAD_START = 0,
1171 BCAST_FILTER_OFFSET_IP_END = 1,
1172};
1173
1174/**
1175 * struct iwl_fw_bcast_filter_attr - broadcast filter attribute
1176 * @offset_type: &enum iwl_mvm_bcast_filter_attr_offset.
1177 * @offset: starting offset of this pattern.
1178 * @val: value to match - big endian (MSB is the first
1179 * byte to match from offset pos).
1180 * @mask: mask to match (big endian).
1181 */
1182struct iwl_fw_bcast_filter_attr {
1183 u8 offset_type;
1184 u8 offset;
1185 __le16 reserved1;
1186 __be32 val;
1187 __be32 mask;
1188} __packed; /* BCAST_FILTER_ATT_S_VER_1 */
1189
1190/**
1191 * enum iwl_mvm_bcast_filter_frame_type - filter frame type
1192 * @BCAST_FILTER_FRAME_TYPE_ALL: consider all frames.
1193 * @BCAST_FILTER_FRAME_TYPE_IPV4: consider only ipv4 frames
1194 */
1195enum iwl_mvm_bcast_filter_frame_type {
1196 BCAST_FILTER_FRAME_TYPE_ALL = 0,
1197 BCAST_FILTER_FRAME_TYPE_IPV4 = 1,
1198};
1199
1200/**
1201 * struct iwl_fw_bcast_filter - broadcast filter
1202 * @discard: discard frame (1) or let it pass (0).
1203 * @frame_type: &enum iwl_mvm_bcast_filter_frame_type.
1204 * @num_attrs: number of valid attributes in this filter.
1205 * @attrs: attributes of this filter. a filter is considered matched
1206 * only when all its attributes are matched (i.e. AND relationship)
1207 */
1208struct iwl_fw_bcast_filter {
1209 u8 discard;
1210 u8 frame_type;
1211 u8 num_attrs;
1212 u8 reserved1;
1213 struct iwl_fw_bcast_filter_attr attrs[MAX_BCAST_FILTER_ATTRS];
1214} __packed; /* BCAST_FILTER_S_VER_1 */
1215
1216/**
1217 * struct iwl_fw_bcast_mac - per-mac broadcast filtering configuration.
1218 * @default_discard: default action for this mac (discard (1) / pass (0)).
1219 * @attached_filters: bitmap of relevant filters for this mac.
1220 */
1221struct iwl_fw_bcast_mac {
1222 u8 default_discard;
1223 u8 reserved1;
1224 __le16 attached_filters;
1225} __packed; /* BCAST_MAC_CONTEXT_S_VER_1 */
1226
1227/**
1228 * struct iwl_bcast_filter_cmd - broadcast filtering configuration
1229 * @disable: enable (0) / disable (1)
1230 * @max_bcast_filters: max number of filters (MAX_BCAST_FILTERS)
1231 * @max_macs: max number of macs (NUM_MAC_INDEX_DRIVER)
1232 * @filters: broadcast filters
1233 * @macs: broadcast filtering configuration per-mac
1234 */
1235struct iwl_bcast_filter_cmd {
1236 u8 disable;
1237 u8 max_bcast_filters;
1238 u8 max_macs;
1239 u8 reserved1;
1240 struct iwl_fw_bcast_filter filters[MAX_BCAST_FILTERS];
1241 struct iwl_fw_bcast_mac macs[NUM_MAC_INDEX_DRIVER];
1242} __packed; /* BCAST_FILTERING_HCMD_API_S_VER_1 */
1243
Eytan Lifshitz9ee718a2013-05-19 19:14:41 +03001244struct mvm_statistics_dbg {
1245 __le32 burst_check;
1246 __le32 burst_count;
1247 __le32 wait_for_silence_timeout_cnt;
1248 __le32 reserved[3];
1249} __packed; /* STATISTICS_DEBUG_API_S_VER_2 */
1250
1251struct mvm_statistics_div {
1252 __le32 tx_on_a;
1253 __le32 tx_on_b;
1254 __le32 exec_time;
1255 __le32 probe_time;
1256 __le32 rssi_ant;
1257 __le32 reserved2;
1258} __packed; /* STATISTICS_SLOW_DIV_API_S_VER_2 */
1259
1260struct mvm_statistics_general_common {
1261 __le32 temperature; /* radio temperature */
1262 __le32 temperature_m; /* radio voltage */
1263 struct mvm_statistics_dbg dbg;
1264 __le32 sleep_time;
1265 __le32 slots_out;
1266 __le32 slots_idle;
1267 __le32 ttl_timestamp;
1268 struct mvm_statistics_div div;
1269 __le32 rx_enable_counter;
1270 /*
1271 * num_of_sos_states:
1272 * count the number of times we have to re-tune
1273 * in order to get out of bad PHY status
1274 */
1275 __le32 num_of_sos_states;
1276} __packed; /* STATISTICS_GENERAL_API_S_VER_5 */
1277
1278struct mvm_statistics_rx_non_phy {
1279 __le32 bogus_cts; /* CTS received when not expecting CTS */
1280 __le32 bogus_ack; /* ACK received when not expecting ACK */
1281 __le32 non_bssid_frames; /* number of frames with BSSID that
1282 * doesn't belong to the STA BSSID */
1283 __le32 filtered_frames; /* count frames that were dumped in the
1284 * filtering process */
1285 __le32 non_channel_beacons; /* beacons with our bss id but not on
1286 * our serving channel */
1287 __le32 channel_beacons; /* beacons with our bss id and in our
1288 * serving channel */
1289 __le32 num_missed_bcon; /* number of missed beacons */
1290 __le32 adc_rx_saturation_time; /* count in 0.8us units the time the
1291 * ADC was in saturation */
1292 __le32 ina_detection_search_time;/* total time (in 0.8us) searched
1293 * for INA */
1294 __le32 beacon_silence_rssi_a; /* RSSI silence after beacon frame */
1295 __le32 beacon_silence_rssi_b; /* RSSI silence after beacon frame */
1296 __le32 beacon_silence_rssi_c; /* RSSI silence after beacon frame */
1297 __le32 interference_data_flag; /* flag for interference data
1298 * availability. 1 when data is
1299 * available. */
1300 __le32 channel_load; /* counts RX Enable time in uSec */
1301 __le32 dsp_false_alarms; /* DSP false alarm (both OFDM
1302 * and CCK) counter */
1303 __le32 beacon_rssi_a;
1304 __le32 beacon_rssi_b;
1305 __le32 beacon_rssi_c;
1306 __le32 beacon_energy_a;
1307 __le32 beacon_energy_b;
1308 __le32 beacon_energy_c;
1309 __le32 num_bt_kills;
1310 __le32 mac_id;
1311 __le32 directed_data_mpdu;
1312} __packed; /* STATISTICS_RX_NON_PHY_API_S_VER_3 */
1313
1314struct mvm_statistics_rx_phy {
1315 __le32 ina_cnt;
1316 __le32 fina_cnt;
1317 __le32 plcp_err;
1318 __le32 crc32_err;
1319 __le32 overrun_err;
1320 __le32 early_overrun_err;
1321 __le32 crc32_good;
1322 __le32 false_alarm_cnt;
1323 __le32 fina_sync_err_cnt;
1324 __le32 sfd_timeout;
1325 __le32 fina_timeout;
1326 __le32 unresponded_rts;
1327 __le32 rxe_frame_limit_overrun;
1328 __le32 sent_ack_cnt;
1329 __le32 sent_cts_cnt;
1330 __le32 sent_ba_rsp_cnt;
1331 __le32 dsp_self_kill;
1332 __le32 mh_format_err;
1333 __le32 re_acq_main_rssi_sum;
1334 __le32 reserved;
1335} __packed; /* STATISTICS_RX_PHY_API_S_VER_2 */
1336
1337struct mvm_statistics_rx_ht_phy {
1338 __le32 plcp_err;
1339 __le32 overrun_err;
1340 __le32 early_overrun_err;
1341 __le32 crc32_good;
1342 __le32 crc32_err;
1343 __le32 mh_format_err;
1344 __le32 agg_crc32_good;
1345 __le32 agg_mpdu_cnt;
1346 __le32 agg_cnt;
1347 __le32 unsupport_mcs;
1348} __packed; /* STATISTICS_HT_RX_PHY_API_S_VER_1 */
1349
1350#define MAX_CHAINS 3
1351
1352struct mvm_statistics_tx_non_phy_agg {
1353 __le32 ba_timeout;
1354 __le32 ba_reschedule_frames;
1355 __le32 scd_query_agg_frame_cnt;
1356 __le32 scd_query_no_agg;
1357 __le32 scd_query_agg;
1358 __le32 scd_query_mismatch;
1359 __le32 frame_not_ready;
1360 __le32 underrun;
1361 __le32 bt_prio_kill;
1362 __le32 rx_ba_rsp_cnt;
1363 __s8 txpower[MAX_CHAINS];
1364 __s8 reserved;
1365 __le32 reserved2;
1366} __packed; /* STATISTICS_TX_NON_PHY_AGG_API_S_VER_1 */
1367
1368struct mvm_statistics_tx_channel_width {
1369 __le32 ext_cca_narrow_ch20[1];
1370 __le32 ext_cca_narrow_ch40[2];
1371 __le32 ext_cca_narrow_ch80[3];
1372 __le32 ext_cca_narrow_ch160[4];
1373 __le32 last_tx_ch_width_indx;
1374 __le32 rx_detected_per_ch_width[4];
1375 __le32 success_per_ch_width[4];
1376 __le32 fail_per_ch_width[4];
1377}; /* STATISTICS_TX_CHANNEL_WIDTH_API_S_VER_1 */
1378
1379struct mvm_statistics_tx {
1380 __le32 preamble_cnt;
1381 __le32 rx_detected_cnt;
1382 __le32 bt_prio_defer_cnt;
1383 __le32 bt_prio_kill_cnt;
1384 __le32 few_bytes_cnt;
1385 __le32 cts_timeout;
1386 __le32 ack_timeout;
1387 __le32 expected_ack_cnt;
1388 __le32 actual_ack_cnt;
1389 __le32 dump_msdu_cnt;
1390 __le32 burst_abort_next_frame_mismatch_cnt;
1391 __le32 burst_abort_missing_next_frame_cnt;
1392 __le32 cts_timeout_collision;
1393 __le32 ack_or_ba_timeout_collision;
1394 struct mvm_statistics_tx_non_phy_agg agg;
1395 struct mvm_statistics_tx_channel_width channel_width;
1396} __packed; /* STATISTICS_TX_API_S_VER_4 */
1397
1398
1399struct mvm_statistics_bt_activity {
1400 __le32 hi_priority_tx_req_cnt;
1401 __le32 hi_priority_tx_denied_cnt;
1402 __le32 lo_priority_tx_req_cnt;
1403 __le32 lo_priority_tx_denied_cnt;
1404 __le32 hi_priority_rx_req_cnt;
1405 __le32 hi_priority_rx_denied_cnt;
1406 __le32 lo_priority_rx_req_cnt;
1407 __le32 lo_priority_rx_denied_cnt;
1408} __packed; /* STATISTICS_BT_ACTIVITY_API_S_VER_1 */
1409
1410struct mvm_statistics_general {
1411 struct mvm_statistics_general_common common;
1412 __le32 beacon_filtered;
1413 __le32 missed_beacons;
Andrei Otcheretianskia20fd392013-07-21 17:23:59 +03001414 __s8 beacon_filter_average_energy;
Eytan Lifshitz9ee718a2013-05-19 19:14:41 +03001415 __s8 beacon_filter_reason;
1416 __s8 beacon_filter_current_energy;
1417 __s8 beacon_filter_reserved;
1418 __le32 beacon_filter_delta_time;
1419 struct mvm_statistics_bt_activity bt_activity;
1420} __packed; /* STATISTICS_GENERAL_API_S_VER_5 */
1421
1422struct mvm_statistics_rx {
1423 struct mvm_statistics_rx_phy ofdm;
1424 struct mvm_statistics_rx_phy cck;
1425 struct mvm_statistics_rx_non_phy general;
1426 struct mvm_statistics_rx_ht_phy ofdm_ht;
1427} __packed; /* STATISTICS_RX_API_S_VER_3 */
1428
1429/*
1430 * STATISTICS_NOTIFICATION = 0x9d (notification only, not a command)
1431 *
1432 * By default, uCode issues this notification after receiving a beacon
1433 * while associated. To disable this behavior, set DISABLE_NOTIF flag in the
1434 * REPLY_STATISTICS_CMD 0x9c, above.
1435 *
1436 * Statistics counters continue to increment beacon after beacon, but are
1437 * cleared when changing channels or when driver issues REPLY_STATISTICS_CMD
1438 * 0x9c with CLEAR_STATS bit set (see above).
1439 *
1440 * uCode also issues this notification during scans. uCode clears statistics
1441 * appropriately so that each notification contains statistics for only the
1442 * one channel that has just been scanned.
1443 */
1444
1445struct iwl_notif_statistics { /* STATISTICS_NTFY_API_S_VER_8 */
1446 __le32 flag;
1447 struct mvm_statistics_rx rx;
1448 struct mvm_statistics_tx tx;
1449 struct mvm_statistics_general general;
1450} __packed;
1451
Lilach Edelstein1f3b0ff2013-10-06 13:03:32 +02001452/***********************************
1453 * Smart Fifo API
1454 ***********************************/
1455/* Smart Fifo state */
1456enum iwl_sf_state {
1457 SF_LONG_DELAY_ON = 0, /* should never be called by driver */
1458 SF_FULL_ON,
1459 SF_UNINIT,
1460 SF_INIT_OFF,
1461 SF_HW_NUM_STATES
1462};
1463
1464/* Smart Fifo possible scenario */
1465enum iwl_sf_scenario {
1466 SF_SCENARIO_SINGLE_UNICAST,
1467 SF_SCENARIO_AGG_UNICAST,
1468 SF_SCENARIO_MULTICAST,
1469 SF_SCENARIO_BA_RESP,
1470 SF_SCENARIO_TX_RESP,
1471 SF_NUM_SCENARIO
1472};
1473
1474#define SF_TRANSIENT_STATES_NUMBER 2 /* SF_LONG_DELAY_ON and SF_FULL_ON */
1475#define SF_NUM_TIMEOUT_TYPES 2 /* Aging timer and Idle timer */
1476
1477/* smart FIFO default values */
1478#define SF_W_MARK_SISO 4096
1479#define SF_W_MARK_MIMO2 8192
1480#define SF_W_MARK_MIMO3 6144
1481#define SF_W_MARK_LEGACY 4096
1482#define SF_W_MARK_SCAN 4096
1483
1484/* SF Scenarios timers for FULL_ON state (aligned to 32 uSec) */
1485#define SF_SINGLE_UNICAST_IDLE_TIMER 320 /* 300 uSec */
1486#define SF_SINGLE_UNICAST_AGING_TIMER 2016 /* 2 mSec */
1487#define SF_AGG_UNICAST_IDLE_TIMER 320 /* 300 uSec */
1488#define SF_AGG_UNICAST_AGING_TIMER 2016 /* 2 mSec */
1489#define SF_MCAST_IDLE_TIMER 2016 /* 2 mSec */
1490#define SF_MCAST_AGING_TIMER 10016 /* 10 mSec */
1491#define SF_BA_IDLE_TIMER 320 /* 300 uSec */
1492#define SF_BA_AGING_TIMER 2016 /* 2 mSec */
1493#define SF_TX_RE_IDLE_TIMER 320 /* 300 uSec */
1494#define SF_TX_RE_AGING_TIMER 2016 /* 2 mSec */
1495
1496#define SF_LONG_DELAY_AGING_TIMER 1000000 /* 1 Sec */
1497
1498/**
1499 * Smart Fifo configuration command.
1500 * @state: smart fifo state, types listed in iwl_sf_sate.
1501 * @watermark: Minimum allowed availabe free space in RXF for transient state.
1502 * @long_delay_timeouts: aging and idle timer values for each scenario
1503 * in long delay state.
1504 * @full_on_timeouts: timer values for each scenario in full on state.
1505 */
1506struct iwl_sf_cfg_cmd {
1507 enum iwl_sf_state state;
1508 __le32 watermark[SF_TRANSIENT_STATES_NUMBER];
1509 __le32 long_delay_timeouts[SF_NUM_SCENARIO][SF_NUM_TIMEOUT_TYPES];
1510 __le32 full_on_timeouts[SF_NUM_SCENARIO][SF_NUM_TIMEOUT_TYPES];
1511} __packed; /* SF_CFG_API_S_VER_2 */
1512
Johannes Berg8ca151b2013-01-24 14:25:36 +01001513#endif /* __fw_api_h__ */