blob: bf9c6d4cd26c34770c53aedcb12fd1a2ed6f4e5c [file] [log] [blame]
Kumar Gala4330f5d2007-03-16 09:32:17 -05001menu "Platform support"
Kumar Gala4330f5d2007-03-16 09:32:17 -05002
Benjamin Herrenschmidt55190f82011-09-19 17:44:52 +00003source "arch/powerpc/platforms/powernv/Kconfig"
Kumar Gala4330f5d2007-03-16 09:32:17 -05004source "arch/powerpc/platforms/pseries/Kconfig"
Kumar Gala4330f5d2007-03-16 09:32:17 -05005source "arch/powerpc/platforms/chrp/Kconfig"
John Rigbye177edc2008-01-29 04:28:53 +11006source "arch/powerpc/platforms/512x/Kconfig"
Kumar Gala4330f5d2007-03-16 09:32:17 -05007source "arch/powerpc/platforms/52xx/Kconfig"
8source "arch/powerpc/platforms/powermac/Kconfig"
Kumar Gala4330f5d2007-03-16 09:32:17 -05009source "arch/powerpc/platforms/maple/Kconfig"
10source "arch/powerpc/platforms/pasemi/Kconfig"
Kumar Gala98750262007-04-12 18:01:34 -050011source "arch/powerpc/platforms/ps3/Kconfig"
12source "arch/powerpc/platforms/cell/Kconfig"
Kumar Galac8a55f32007-04-12 17:35:54 -050013source "arch/powerpc/platforms/8xx/Kconfig"
Kumar Galad6071f82007-04-12 16:53:32 -050014source "arch/powerpc/platforms/82xx/Kconfig"
Kumar Galab5a48342007-04-12 15:46:21 -050015source "arch/powerpc/platforms/83xx/Kconfig"
Kumar Galadb947802007-04-12 17:44:07 -050016source "arch/powerpc/platforms/85xx/Kconfig"
Kumar Gala4a89f7f2007-04-12 15:41:26 -050017source "arch/powerpc/platforms/86xx/Kconfig"
Kumar Gala98750262007-04-12 18:01:34 -050018source "arch/powerpc/platforms/embedded6xx/Kconfig"
David Gibsonf6dfc802007-05-08 14:10:01 +100019source "arch/powerpc/platforms/44x/Kconfig"
Josh Boyer545c0692007-09-07 07:51:24 -050020source "arch/powerpc/platforms/40x/Kconfig"
Gerhard Pircher54b318a2009-02-10 12:20:49 +000021source "arch/powerpc/platforms/amigaone/Kconfig"
David Gibsona1d0d982011-04-14 22:32:06 +000022source "arch/powerpc/platforms/wsp/Kconfig"
Kumar Gala4330f5d2007-03-16 09:32:17 -050023
Alexander Grafd17051c2010-07-29 14:47:57 +020024config KVM_GUEST
25 bool "KVM Guest support"
Anton Blanchard643ba4e2011-08-04 17:23:58 +000026 default n
Liu Yu-B132012e1ae9c2012-03-15 10:52:13 +000027 select EPAPR_PARAVIRT
Alexander Grafd17051c2010-07-29 14:47:57 +020028 ---help---
29 This option enables various optimizations for running under the KVM
30 hypervisor. Overhead for the kernel when not running inside KVM should
31 be minimal.
32
33 In case of doubt, say Y
34
Liu Yu-B132012e1ae9c2012-03-15 10:52:13 +000035config EPAPR_PARAVIRT
36 bool "ePAPR para-virtualization support"
37 default n
38 help
39 Enables ePAPR para-virtualization support for guests.
40
41 In case of doubt, say Y
42
Kumar Gala4330f5d2007-03-16 09:32:17 -050043config PPC_NATIVE
44 bool
Benjamin Herrenschmidt28794d32009-03-10 17:53:27 +000045 depends on 6xx || PPC64
Kumar Gala4330f5d2007-03-16 09:32:17 -050046 help
47 Support for running natively on the hardware, i.e. without
48 a hypervisor. This option is not user-selectable but should
49 be selected by all platforms that need it.
50
Benjamin Herrenschmidt28794d32009-03-10 17:53:27 +000051config PPC_OF_BOOT_TRAMPOLINE
52 bool "Support booting from Open Firmware or yaboot"
53 depends on 6xx || PPC64
54 default y
55 help
56 Support from booting from Open Firmware or yaboot using an
57 Open Firmware client interface. This enables the kernel to
Sylvestre Ledruf65e51d2011-04-04 15:04:46 -070058 communicate with open firmware to retrieve system information
Benjamin Herrenschmidt28794d32009-03-10 17:53:27 +000059 such as the device tree.
60
61 In case of doubt, say Y
62
Kumar Gala4330f5d2007-03-16 09:32:17 -050063config UDBG_RTAS_CONSOLE
64 bool "RTAS based debug console"
65 depends on PPC_RTAS
66 default n
67
Milton Miller1ece3552011-05-10 19:29:42 +000068config PPC_SMP_MUXED_IPI
69 bool
70 help
71 Select this opton if your platform supports SMP and your
72 interrupt controller provides less than 4 interrupts to each
73 cpu. This will enable the generic code to multiplex the 4
74 messages on to one ipi.
75
Kumar Gala4330f5d2007-03-16 09:32:17 -050076config PPC_UDBG_BEAT
77 bool "BEAT based debug console"
78 depends on PPC_CELLEB
79 default n
80
John Rigbyb0bbad62008-01-17 17:05:31 -070081config IPIC
82 bool
83 default n
84
Kumar Gala98750262007-04-12 18:01:34 -050085config MPIC
86 bool
87 default n
88
Dongsheng.wang@freescale.com36ca09b2013-04-09 10:22:30 +080089config MPIC_TIMER
90 bool "MPIC Global Timer"
91 depends on MPIC && FSL_SOC
92 default n
93 help
94 The MPIC global timer is a hardware timer inside the
95 Freescale PIC complying with OpenPIC standard. When the
96 specified interval times out, the hardware timer generates
97 an interrupt. The driver currently is only tested on fsl
98 chip, but it can potentially support other global timers
99 complying with the OpenPIC standard.
100
Dongsheng.wang@freescale.coma63b3bc2013-04-09 10:22:32 +0800101config FSL_MPIC_TIMER_WAKEUP
102 tristate "Freescale MPIC global timer wakeup driver"
103 depends on FSL_SOC && MPIC_TIMER && PM
104 default n
105 help
106 The driver provides a way to wake up the system by MPIC
107 timer.
108 e.g. "echo 5 > /sys/devices/system/mpic/timer_wakeup"
109
Ashish Kalra3a932612011-05-19 08:54:28 -0500110config PPC_EPAPR_HV_PIC
111 bool
112 default n
Stuart Yoder40656392012-07-03 05:48:54 +0000113 select EPAPR_PARAVIRT
Ashish Kalra3a932612011-05-19 08:54:28 -0500114
Kumar Gala98750262007-04-12 18:01:34 -0500115config MPIC_WEIRD
116 bool
117 default n
118
Jia Hongtao86268162012-02-17 10:49:03 +0800119config MPIC_MSGR
120 bool "MPIC message register support"
121 depends on MPIC
122 default n
123 help
124 Enables support for the MPIC message registers. These
125 registers are used for inter-processor communication.
126
Kumar Gala98750262007-04-12 18:01:34 -0500127config PPC_I8259
128 bool
129 default n
130
Kumar Gala4330f5d2007-03-16 09:32:17 -0500131config U3_DART
132 bool
Benjamin Herrenschmidt28794d32009-03-10 17:53:27 +0000133 depends on PPC64
Kumar Gala4330f5d2007-03-16 09:32:17 -0500134 default n
135
136config PPC_RTAS
137 bool
138 default n
139
140config RTAS_ERROR_LOGGING
141 bool
142 depends on PPC_RTAS
143 default n
144
Benjamin Herrenschmidt3d541c42009-09-24 19:30:05 +0000145config PPC_RTAS_DAEMON
146 bool
147 depends on PPC_RTAS
148 default n
149
Kumar Gala4330f5d2007-03-16 09:32:17 -0500150config RTAS_PROC
151 bool "Proc interface to RTAS"
Michael Ellermanb80ec3d2013-05-06 18:43:39 +0000152 depends on PPC_RTAS && PROC_FS
Kumar Gala4330f5d2007-03-16 09:32:17 -0500153 default y
154
155config RTAS_FLASH
156 tristate "Firmware flash interface"
157 depends on PPC64 && RTAS_PROC
158
Kumar Gala4330f5d2007-03-16 09:32:17 -0500159config MMIO_NVRAM
160 bool
161 default n
162
Michael Ellerman6cfef5b2007-04-23 18:47:08 +1000163config MPIC_U3_HT_IRQS
Kumar Gala4330f5d2007-03-16 09:32:17 -0500164 bool
Andreas Schwab314b3892010-08-23 07:36:41 +0000165 default n
Kumar Gala4330f5d2007-03-16 09:32:17 -0500166
Olof Johansson0d72ba92007-09-08 05:13:19 +1000167config MPIC_BROKEN_REGREAD
168 bool
169 depends on MPIC
170 help
171 This option enables a MPIC driver workaround for some chips
172 that have a bug that causes some interrupt source information
173 to not read back properly. It is safe to use on other chips as
174 well, but enabling it uses about 8KB of memory to keep copies
175 of the register contents in software.
176
Kumar Gala4330f5d2007-03-16 09:32:17 -0500177config IBMVIO
Stephen Rothwell3d066d72012-02-22 14:10:12 +0000178 depends on PPC_PSERIES
Kumar Gala4330f5d2007-03-16 09:32:17 -0500179 bool
180 default y
181
182config IBMEBUS
183 depends on PPC_PSERIES
184 bool "Support for GX bus based adapters"
185 help
186 Bus device driver for GX bus based adapters.
187
Gavin Shan317f06d2013-06-20 13:20:52 +0800188config EEH
189 bool
190 depends on (PPC_POWERNV || PPC_PSERIES) && PCI
191 default y
192
Kumar Gala4330f5d2007-03-16 09:32:17 -0500193config PPC_MPC106
194 bool
195 default n
196
197config PPC_970_NAP
198 bool
199 default n
200
Benjamin Herrenschmidt948cf672011-01-24 18:42:41 +1100201config PPC_P7_NAP
202 bool
203 default n
204
Benjamin Herrenschmidtecd73cc2013-07-15 13:03:08 +1000205config PPC_INDIRECT_PIO
Kumar Gala4330f5d2007-03-16 09:32:17 -0500206 bool
207 select GENERIC_IOMAP
Michael Ellerman21176fe2011-04-11 21:25:01 +0000208
Michael Ellerman21176fe2011-04-11 21:25:01 +0000209config PPC_INDIRECT_MMIO
210 bool
Kumar Gala4330f5d2007-03-16 09:32:17 -0500211
Michael Ellerman3cc30d02011-04-11 21:25:01 +0000212config PPC_IO_WORKAROUNDS
213 bool
214
Kumar Gala4330f5d2007-03-16 09:32:17 -0500215source "drivers/cpufreq/Kconfig"
216
Deepthi Dharware1798162011-11-30 02:46:55 +0000217menu "CPUIdle driver"
218
219source "drivers/cpuidle/Kconfig"
220
221endmenu
222
Kumar Gala4330f5d2007-03-16 09:32:17 -0500223config PPC601_SYNC_FIX
224 bool "Workarounds for PPC601 bugs"
Paul Bolle933ee712013-03-27 00:47:03 +0000225 depends on 6xx && PPC_PMAC
Kumar Gala4330f5d2007-03-16 09:32:17 -0500226 help
227 Some versions of the PPC601 (the first PowerPC chip) have bugs which
228 mean that extra synchronization instructions are required near
229 certain instructions, typically those that make major changes to the
230 CPU state. These extra instructions reduce performance slightly.
231 If you say N here, these extra instructions will not be included,
232 resulting in a kernel which will run faster but may not run at all
233 on some systems with the PPC601 chip.
234
235 If in doubt, say Y here.
236
237config TAU
238 bool "On-chip CPU temperature sensor support"
Benjamin Herrenschmidt28794d32009-03-10 17:53:27 +0000239 depends on 6xx
Kumar Gala4330f5d2007-03-16 09:32:17 -0500240 help
241 G3 and G4 processors have an on-chip temperature sensor called the
242 'Thermal Assist Unit (TAU)', which, in theory, can measure the on-die
243 temperature within 2-4 degrees Celsius. This option shows the current
244 on-die temperature in /proc/cpuinfo if the cpu supports it.
245
246 Unfortunately, on some chip revisions, this sensor is very inaccurate
247 and in many cases, does not work at all, so don't assume the cpu
248 temp is actually what /proc/cpuinfo says it is.
249
250config TAU_INT
251 bool "Interrupt driven TAU driver (DANGEROUS)"
252 depends on TAU
253 ---help---
254 The TAU supports an interrupt driven mode which causes an interrupt
255 whenever the temperature goes out of range. This is the fastest way
256 to get notified the temp has exceeded a range. With this option off,
257 a timer is used to re-check the temperature periodically.
258
259 However, on some cpus it appears that the TAU interrupt hardware
260 is buggy and can cause a situation which would lead unexplained hard
261 lockups.
262
263 Unless you are extending the TAU driver, or enjoy kernel/hardware
264 debugging, leave this option off.
265
266config TAU_AVERAGE
267 bool "Average high and low temp"
268 depends on TAU
269 ---help---
270 The TAU hardware can compare the temperature to an upper and lower
271 bound. The default behavior is to show both the upper and lower
272 bound in /proc/cpuinfo. If the range is large, the temperature is
273 either changing a lot, or the TAU hardware is broken (likely on some
274 G4's). If the range is small (around 4 degrees), the temperature is
275 relatively stable. If you say Y here, a single temperature value,
276 halfway between the upper and lower bounds, will be reported in
277 /proc/cpuinfo.
278
279 If in doubt, say N here.
280
Kumar Gala98750262007-04-12 18:01:34 -0500281config QUICC_ENGINE
Timur Tabi4e330bc2008-10-03 11:14:10 -0500282 bool "Freescale QUICC Engine (QE) Support"
Kumar Gala47fe8192011-05-20 00:00:21 -0500283 depends on FSL_SOC && PPC32
Sylvain Munaut1088a202007-09-16 20:53:25 +1000284 select PPC_LIB_RHEAP
Timur Tabibc556ba2008-01-08 10:30:58 -0600285 select CRC32
Kumar Gala98750262007-04-12 18:01:34 -0500286 help
287 The QUICC Engine (QE) is a new generation of communications
288 coprocessors on Freescale embedded CPUs (akin to CPM in older chips).
289 Selecting this option means that you wish to build a kernel
290 for a machine with a QE coprocessor.
291
Anton Vorontsov5c091192008-10-03 23:40:36 +0400292config QE_GPIO
293 bool "QE GPIO support"
294 depends on QUICC_ENGINE
Anton Vorontsov5c091192008-10-03 23:40:36 +0400295 select ARCH_REQUIRE_GPIOLIB
296 help
297 Say Y here if you're going to use hardware that connects to the
298 QE GPIOs.
299
Kumar Galad6071f82007-04-12 16:53:32 -0500300config CPM2
Paul Gortmakerb8b3caf2008-01-24 18:41:25 -0500301 bool "Enable support for the CPM2 (Communications Processor Module)"
Kumar Gala5753c082009-10-16 18:31:48 -0500302 depends on (FSL_SOC_BOOKE && PPC32) || 8260
Scott Woodc374e002007-07-16 11:43:43 -0500303 select CPM
Sylvain Munaut1088a202007-09-16 20:53:25 +1000304 select PPC_LIB_RHEAP
John Rigbyb5005632008-06-26 11:07:56 -0600305 select PPC_PCI_CHOICE
Laurent Pincharte1933252008-07-28 10:43:22 +0200306 select ARCH_REQUIRE_GPIOLIB
Kumar Galad6071f82007-04-12 16:53:32 -0500307 help
308 The CPM2 (Communications Processor Module) is a coprocessor on
309 embedded CPUs made by Freescale. Selecting this option means that
310 you wish to build a kernel for a machine with a CPM2 coprocessor
311 on it (826x, 827x, 8560).
312
Maxim Shchetynindbdf04c2007-07-20 21:39:26 +0200313config AXON_RAM
314 tristate "Axon DDR2 memory device driver"
Michael Ellermanebf0f332009-03-12 02:16:27 +0000315 depends on PPC_IBM_CELL_BLADE && BLOCK
Maxim Shchetynindbdf04c2007-07-20 21:39:26 +0200316 default m
317 help
318 It registers one block device per Axon's DDR2 memory bank found
319 on a system. Block devices are called axonram?, their major and
320 minor numbers are available in /proc/devices, /proc/partitions or
321 in /sys/block/axonram?/dev.
322
Kumar Galab66510c2007-08-16 23:55:55 -0500323config FSL_ULI1575
324 bool
325 default n
Kumar Galafb4f0e82007-09-10 14:57:34 -0500326 select GENERIC_ISA_DMA
Kumar Galab66510c2007-08-16 23:55:55 -0500327 help
328 Supports for the ULI1575 PCIe south bridge that exists on some
329 Freescale reference boards. The boards all use the ULI in pretty
330 much the same way.
331
Scott Woodc374e002007-07-16 11:43:43 -0500332config CPM
333 bool
334
David Gibson22258fa2008-01-11 14:25:34 +1100335config OF_RTC
336 bool
337 help
Matt LaPlante692105b2009-01-26 11:12:25 +0100338 Uses information from the OF or flattened device tree to instantiate
David Gibson22258fa2008-01-11 14:25:34 +1100339 platform devices for direct mapped RTC chips like the DS1742 or DS1743.
340
Anton Vorontsov3d64de92008-12-18 19:37:26 +0300341config SIMPLE_GPIO
342 bool "Support for simple, memory-mapped GPIO controllers"
343 depends on PPC
Anton Vorontsov3d64de92008-12-18 19:37:26 +0300344 select ARCH_REQUIRE_GPIOLIB
345 help
346 Say Y here to support simple, memory-mapped GPIO controllers.
347 These are usually BCSRs used to control board's switches, LEDs,
348 chip-selects, Ethernet/USB PHY's power and various other small
349 on-board peripherals.
350
Anton Vorontsovea0105e2009-01-11 19:55:39 +0300351config MCU_MPC8349EMITX
Fabio Baltieri6ca6ca52011-08-15 16:19:30 +0200352 bool "MPC8349E-mITX MCU driver"
Al Viro82640a62011-11-08 21:10:29 -0500353 depends on I2C=y && PPC_83xx
Anton Vorontsovea0105e2009-01-11 19:55:39 +0300354 select ARCH_REQUIRE_GPIOLIB
355 help
356 Say Y here to enable soft power-off functionality on the Freescale
357 boards with the MPC8349E-mITX-compatible MCU chips. This driver will
358 also register MCU GPIOs with the generic GPIO API, so you'll able
359 to use MCU pins as GPIOs.
360
Roderick Colenbrander64f16502009-06-06 10:14:22 -0600361config XILINX_PCI
362 bool "Xilinx PCI host bridge support"
363 depends on PCI && XILINX_VIRTEX
364
Kumar Gala4330f5d2007-03-16 09:32:17 -0500365endmenu