blob: 7d17ab80f1a962b1707aaaad3e5c1d88728be32d [file] [log] [blame]
Dan Williams6f231dd2011-07-02 22:56:22 -07001/*
2 * This file is provided under a dual BSD/GPLv2 license. When using or
3 * redistributing this file, you may do so under either license.
4 *
5 * GPL LICENSE SUMMARY
6 *
7 * Copyright(c) 2008 - 2011 Intel Corporation. All rights reserved.
8 *
9 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of version 2 of the GNU General Public License as
11 * published by the Free Software Foundation.
12 *
13 * This program is distributed in the hope that it will be useful, but
14 * WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
16 * General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
21 * The full GNU General Public License is included in this distribution
22 * in the file called LICENSE.GPL.
23 *
24 * BSD LICENSE
25 *
26 * Copyright(c) 2008 - 2011 Intel Corporation. All rights reserved.
27 * All rights reserved.
28 *
29 * Redistribution and use in source and binary forms, with or without
30 * modification, are permitted provided that the following conditions
31 * are met:
32 *
33 * * Redistributions of source code must retain the above copyright
34 * notice, this list of conditions and the following disclaimer.
35 * * Redistributions in binary form must reproduce the above copyright
36 * notice, this list of conditions and the following disclaimer in
37 * the documentation and/or other materials provided with the
38 * distribution.
39 * * Neither the name of Intel Corporation nor the names of its
40 * contributors may be used to endorse or promote products derived
41 * from this software without specific prior written permission.
42 *
43 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
44 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
45 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
46 * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
47 * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
48 * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
49 * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
50 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
51 * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
52 * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
53 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
54 */
Dan Williamsce2b3262011-05-08 15:49:15 -070055#ifndef _SCI_HOST_H_
Dan Williams6f231dd2011-07-02 22:56:22 -070056#define _SCI_HOST_H_
57
Dan Williams6f231dd2011-07-02 22:56:22 -070058#include "remote_device.h"
Dan Williamsce2b3262011-05-08 15:49:15 -070059#include "phy.h"
Edmund Nadolski12ef6542011-06-02 00:10:50 +000060#include "isci.h"
Dan Williamscc9203b2011-05-08 17:34:44 -070061#include "remote_node_table.h"
Dan Williams63a3a152011-05-08 21:36:46 -070062#include "registers.h"
Dan Williamscc9203b2011-05-08 17:34:44 -070063#include "scu_unsolicited_frame.h"
Dan Williams63a3a152011-05-08 21:36:46 -070064#include "unsolicited_frame_control.h"
Dan Williamse2f8db52011-05-10 02:28:46 -070065#include "probe_roms.h"
Dan Williamscc9203b2011-05-08 17:34:44 -070066
67struct scic_sds_request;
68struct scu_task_context;
69
Dan Williamse2f8db52011-05-10 02:28:46 -070070
Dan Williamscc9203b2011-05-08 17:34:44 -070071/**
72 * struct scic_power_control -
73 *
74 * This structure defines the fields for managing power control for direct
75 * attached disk devices.
76 */
77struct scic_power_control {
78 /**
79 * This field is set when the power control timer is running and cleared when
80 * it is not.
81 */
82 bool timer_started;
83
84 /**
Edmund Nadolski04736612011-05-19 20:17:47 -070085 * Timer to control when the directed attached disks can consume power.
Dan Williamscc9203b2011-05-08 17:34:44 -070086 */
Edmund Nadolski04736612011-05-19 20:17:47 -070087 struct sci_timer timer;
Dan Williamscc9203b2011-05-08 17:34:44 -070088
89 /**
90 * This field is used to keep track of how many phys are put into the
91 * requesters field.
92 */
93 u8 phys_waiting;
94
95 /**
96 * This field is used to keep track of how many phys have been granted to consume power
97 */
98 u8 phys_granted_power;
99
100 /**
101 * This field is an array of phys that we are waiting on. The phys are direct
102 * mapped into requesters via struct scic_sds_phy.phy_index
103 */
104 struct scic_sds_phy *requesters[SCI_MAX_PHYS];
105
106};
107
Dan Williamse2f8db52011-05-10 02:28:46 -0700108struct scic_sds_port_configuration_agent;
109typedef void (*port_config_fn)(struct scic_sds_controller *,
110 struct scic_sds_port_configuration_agent *,
111 struct scic_sds_port *, struct scic_sds_phy *);
112
113struct scic_sds_port_configuration_agent {
114 u16 phy_configured_mask;
115 u16 phy_ready_mask;
116 struct {
117 u8 min_index;
118 u8 max_index;
119 } phy_valid_port_range[SCI_MAX_PHYS];
120 bool timer_pending;
121 port_config_fn link_up_handler;
122 port_config_fn link_down_handler;
Edmund Nadolskiac0eeb42011-05-19 20:00:51 -0700123 struct sci_timer timer;
Dan Williamse2f8db52011-05-10 02:28:46 -0700124};
125
Dan Williamscc9203b2011-05-08 17:34:44 -0700126/**
127 * struct scic_sds_controller -
128 *
129 * This structure represents the SCU controller object.
130 */
131struct scic_sds_controller {
132 /**
133 * This field contains the information for the base controller state
134 * machine.
135 */
Edmund Nadolskie3013702011-06-02 00:10:43 +0000136 struct sci_base_state_machine sm;
Dan Williamscc9203b2011-05-08 17:34:44 -0700137
138 /**
Edmund Nadolski6cb58532011-05-19 11:59:56 +0000139 * Timer for controller start/stop operations.
Dan Williamscc9203b2011-05-08 17:34:44 -0700140 */
Edmund Nadolski6cb58532011-05-19 11:59:56 +0000141 struct sci_timer timer;
Dan Williamscc9203b2011-05-08 17:34:44 -0700142
143 /**
144 * This field contains the user parameters to be utilized for this
145 * core controller object.
146 */
147 union scic_user_parameters user_parameters;
148
149 /**
150 * This field contains the OEM parameters to be utilized for this
151 * core controller object.
152 */
153 union scic_oem_parameters oem_parameters;
154
155 /**
156 * This field contains the port configuration agent for this controller.
157 */
158 struct scic_sds_port_configuration_agent port_agent;
159
160 /**
161 * This field is the array of device objects that are currently constructed
162 * for this controller object. This table is used as a fast lookup of device
163 * objects that need to handle device completion notifications from the
164 * hardware. The table is RNi based.
165 */
166 struct scic_sds_remote_device *device_table[SCI_MAX_REMOTE_DEVICES];
167
168 /**
169 * This field is the array of IO request objects that are currently active for
170 * this controller object. This table is used as a fast lookup of the io
171 * request object that need to handle completion queue notifications. The
172 * table is TCi based.
173 */
174 struct scic_sds_request *io_request_table[SCI_MAX_IO_REQUESTS];
175
176 /**
177 * This field is the free RNi data structure
178 */
179 struct scic_remote_node_table available_remote_nodes;
180
181 /**
Dan Williamscc9203b2011-05-08 17:34:44 -0700182 * This filed is the struct scic_power_control data used to controll when direct
183 * attached devices can consume power.
184 */
185 struct scic_power_control power_control;
186
Dan Williamsdd047c82011-06-09 11:06:58 -0700187 /* sequence number per tci */
188 u8 io_request_sequence[SCI_MAX_IO_REQUESTS];
Dan Williamscc9203b2011-05-08 17:34:44 -0700189
190 /**
191 * This field in the array of sequence values for the RNi. These are used
192 * to control io request build to io request start operations. The sequence
193 * value is recorded into an io request when it is built and is checked on
194 * the io request start operation to make sure that there was not a device
195 * hot plug between the build and start operation.
196 */
197 u8 remote_device_sequence[SCI_MAX_REMOTE_DEVICES];
198
199 /**
200 * This field is a pointer to the memory allocated by the driver for the task
201 * context table. This data is shared between the hardware and software.
202 */
203 struct scu_task_context *task_context_table;
204
205 /**
206 * This field is a pointer to the memory allocated by the driver for the
207 * remote node context table. This table is shared between the hardware and
208 * software.
209 */
210 union scu_remote_node_context *remote_node_context_table;
211
212 /**
213 * This field is a pointer to the completion queue. This memory is
214 * written to by the hardware and read by the software.
215 */
216 u32 *completion_queue;
217
218 /**
219 * This field is the software copy of the completion queue get pointer. The
220 * controller object writes this value to the hardware after processing the
221 * completion entries.
222 */
223 u32 completion_queue_get;
224
225 /**
226 * This field is the minimum of the number of hardware supported port entries
227 * and the software requested port entries.
228 */
229 u32 logical_port_entries;
230
231 /**
Dan Williamscc9203b2011-05-08 17:34:44 -0700232 * This field is the minimum number of devices supported by the hardware and
233 * the number of devices requested by the software.
234 */
235 u32 remote_node_entries;
236
237 /**
238 * This field is the minimum number of IO requests supported by the hardware
239 * and the number of IO requests requested by the software.
240 */
241 u32 task_context_entries;
242
243 /**
244 * This object contains all of the unsolicited frame specific
245 * data utilized by the core controller.
246 */
247 struct scic_sds_unsolicited_frame_control uf_control;
248
249 /* Phy Startup Data */
250 /**
Edmund Nadolskibb3dbdf2011-05-19 20:26:02 -0700251 * Timer for controller phy request startup. On controller start the
252 * controller will start each PHY individually in order of phy index.
Dan Williamscc9203b2011-05-08 17:34:44 -0700253 */
Edmund Nadolskibb3dbdf2011-05-19 20:26:02 -0700254 struct sci_timer phy_timer;
Dan Williamscc9203b2011-05-08 17:34:44 -0700255
256 /**
Edmund Nadolskibb3dbdf2011-05-19 20:26:02 -0700257 * This field is set when the phy_timer is running and is cleared when
258 * the phy_timer is stopped.
Dan Williamscc9203b2011-05-08 17:34:44 -0700259 */
260 bool phy_startup_timer_pending;
261
262 /**
263 * This field is the index of the next phy start. It is initialized to 0 and
264 * increments for each phy index that is started.
265 */
266 u32 next_phy_to_start;
267
268 /**
269 * This field controlls the invalid link up notifications to the SCI_USER. If
270 * an invalid_link_up notification is reported a bit for the PHY index is set
271 * so further notifications are not made. Once the PHY object reports link up
272 * and is made part of a port then this bit for the PHY index is cleared.
273 */
274 u8 invalid_phy_mask;
275
276 /*
277 * This field saves the current interrupt coalescing number of the controller.
278 */
279 u16 interrupt_coalesce_number;
280
281 /*
282 * This field saves the current interrupt coalescing timeout value in microseconds.
283 */
284 u32 interrupt_coalesce_timeout;
285
286 /**
287 * This field is a pointer to the memory mapped register space for the
288 * struct smu_registers.
289 */
290 struct smu_registers __iomem *smu_registers;
291
292 /**
293 * This field is a pointer to the memory mapped register space for the
294 * struct scu_registers.
295 */
296 struct scu_registers __iomem *scu_registers;
297
298};
Dan Williams6f231dd2011-07-02 22:56:22 -0700299
Dan Williams6f231dd2011-07-02 22:56:22 -0700300struct isci_host {
Artur Wojcikcc3dbd02011-05-04 07:58:16 +0000301 struct scic_sds_controller sci;
Dan Williamsac668c62011-06-07 18:50:55 -0700302 u16 tci_head;
303 u16 tci_tail;
304 u16 tci_pool[SCI_MAX_IO_REQUESTS];
305
Dan Williams6f231dd2011-07-02 22:56:22 -0700306 union scic_oem_parameters oem_parameters;
307
308 int id; /* unique within a given pci device */
Dan Williams6f231dd2011-07-02 22:56:22 -0700309 struct dma_pool *dma_pool;
Dan Williams6f231dd2011-07-02 22:56:22 -0700310 struct isci_phy phys[SCI_MAX_PHYS];
Dan Williamse5313812011-05-07 10:11:43 -0700311 struct isci_port ports[SCI_MAX_PORTS + 1]; /* includes dummy port */
Dan Williams6f231dd2011-07-02 22:56:22 -0700312 struct sas_ha_struct sas_ha;
313
314 int can_queue;
315 spinlock_t queue_lock;
316 spinlock_t state_lock;
317
318 struct pci_dev *pdev;
Dan Williams6f231dd2011-07-02 22:56:22 -0700319
320 enum isci_status status;
Dan Williams0cf89d12011-02-18 09:25:07 -0800321 #define IHOST_START_PENDING 0
322 #define IHOST_STOP_PENDING 1
323 unsigned long flags;
324 wait_queue_head_t eventq;
Dan Williams6f231dd2011-07-02 22:56:22 -0700325 struct Scsi_Host *shost;
326 struct tasklet_struct completion_tasklet;
Dan Williams6f231dd2011-07-02 22:56:22 -0700327 struct list_head requests_to_complete;
Jeff Skirvin11b00c12011-03-04 14:06:40 -0800328 struct list_head requests_to_errorback;
Dan Williams6f231dd2011-07-02 22:56:22 -0700329 spinlock_t scic_lock;
Dan Williamsd9c37392011-03-03 17:59:32 -0800330
Dan Williams57f20f42011-04-21 18:14:45 -0700331 struct isci_remote_device devices[SCI_MAX_REMOTE_DEVICES];
Dan Williams6f231dd2011-07-02 22:56:22 -0700332};
333
Dan Williams6f231dd2011-07-02 22:56:22 -0700334/**
Dan Williamscc9203b2011-05-08 17:34:44 -0700335 * enum scic_sds_controller_states - This enumeration depicts all the states
336 * for the common controller state machine.
337 */
338enum scic_sds_controller_states {
339 /**
340 * Simply the initial state for the base controller state machine.
341 */
Edmund Nadolskie3013702011-06-02 00:10:43 +0000342 SCIC_INITIAL = 0,
Dan Williamscc9203b2011-05-08 17:34:44 -0700343
344 /**
345 * This state indicates that the controller is reset. The memory for
346 * the controller is in it's initial state, but the controller requires
347 * initialization.
348 * This state is entered from the INITIAL state.
349 * This state is entered from the RESETTING state.
350 */
Edmund Nadolskie3013702011-06-02 00:10:43 +0000351 SCIC_RESET,
Dan Williamscc9203b2011-05-08 17:34:44 -0700352
353 /**
354 * This state is typically an action state that indicates the controller
355 * is in the process of initialization. In this state no new IO operations
356 * are permitted.
357 * This state is entered from the RESET state.
358 */
Edmund Nadolskie3013702011-06-02 00:10:43 +0000359 SCIC_INITIALIZING,
Dan Williamscc9203b2011-05-08 17:34:44 -0700360
361 /**
362 * This state indicates that the controller has been successfully
363 * initialized. In this state no new IO operations are permitted.
364 * This state is entered from the INITIALIZING state.
365 */
Edmund Nadolskie3013702011-06-02 00:10:43 +0000366 SCIC_INITIALIZED,
Dan Williamscc9203b2011-05-08 17:34:44 -0700367
368 /**
369 * This state indicates the the controller is in the process of becoming
370 * ready (i.e. starting). In this state no new IO operations are permitted.
371 * This state is entered from the INITIALIZED state.
372 */
Edmund Nadolskie3013702011-06-02 00:10:43 +0000373 SCIC_STARTING,
Dan Williamscc9203b2011-05-08 17:34:44 -0700374
375 /**
376 * This state indicates the controller is now ready. Thus, the user
377 * is able to perform IO operations on the controller.
378 * This state is entered from the STARTING state.
379 */
Edmund Nadolskie3013702011-06-02 00:10:43 +0000380 SCIC_READY,
Dan Williamscc9203b2011-05-08 17:34:44 -0700381
382 /**
383 * This state is typically an action state that indicates the controller
384 * is in the process of resetting. Thus, the user is unable to perform
385 * IO operations on the controller. A reset is considered destructive in
386 * most cases.
387 * This state is entered from the READY state.
388 * This state is entered from the FAILED state.
389 * This state is entered from the STOPPED state.
390 */
Edmund Nadolskie3013702011-06-02 00:10:43 +0000391 SCIC_RESETTING,
Dan Williamscc9203b2011-05-08 17:34:44 -0700392
393 /**
394 * This state indicates that the controller is in the process of stopping.
395 * In this state no new IO operations are permitted, but existing IO
396 * operations are allowed to complete.
397 * This state is entered from the READY state.
398 */
Edmund Nadolskie3013702011-06-02 00:10:43 +0000399 SCIC_STOPPING,
Dan Williamscc9203b2011-05-08 17:34:44 -0700400
401 /**
402 * This state indicates that the controller has successfully been stopped.
403 * In this state no new IO operations are permitted.
404 * This state is entered from the STOPPING state.
405 */
Edmund Nadolskie3013702011-06-02 00:10:43 +0000406 SCIC_STOPPED,
Dan Williamscc9203b2011-05-08 17:34:44 -0700407
408 /**
409 * This state indicates that the controller could not successfully be
410 * initialized. In this state no new IO operations are permitted.
411 * This state is entered from the INITIALIZING state.
412 * This state is entered from the STARTING state.
413 * This state is entered from the STOPPING state.
414 * This state is entered from the RESETTING state.
415 */
Edmund Nadolskie3013702011-06-02 00:10:43 +0000416 SCIC_FAILED,
Dan Williamscc9203b2011-05-08 17:34:44 -0700417};
418
Dan Williamscc9203b2011-05-08 17:34:44 -0700419/**
Dan Williams6f231dd2011-07-02 22:56:22 -0700420 * struct isci_pci_info - This class represents the pci function containing the
421 * controllers. Depending on PCI SKU, there could be up to 2 controllers in
422 * the PCI function.
423 */
424#define SCI_MAX_MSIX_INT (SCI_NUM_MSI_X_INT*SCI_MAX_CONTROLLERS)
425
426struct isci_pci_info {
427 struct msix_entry msix_entries[SCI_MAX_MSIX_INT];
Dan Williamsb329aff2011-03-07 16:02:25 -0800428 struct isci_host *hosts[SCI_MAX_CONTROLLERS];
Dan Williamsd044af12011-03-08 09:52:49 -0800429 struct isci_orom *orom;
Dan Williams6f231dd2011-07-02 22:56:22 -0700430};
431
432static inline struct isci_pci_info *to_pci_info(struct pci_dev *pdev)
433{
434 return pci_get_drvdata(pdev);
435}
436
Dan Williamsb329aff2011-03-07 16:02:25 -0800437#define for_each_isci_host(id, ihost, pdev) \
438 for (id = 0, ihost = to_pci_info(pdev)->hosts[id]; \
439 id < ARRAY_SIZE(to_pci_info(pdev)->hosts) && ihost; \
440 ihost = to_pci_info(pdev)->hosts[++id])
Dan Williams6f231dd2011-07-02 22:56:22 -0700441
Dan Williamscc9203b2011-05-08 17:34:44 -0700442static inline enum isci_status isci_host_get_state(struct isci_host *isci_host)
Dan Williams6f231dd2011-07-02 22:56:22 -0700443{
444 return isci_host->status;
445}
446
Dan Williamscc9203b2011-05-08 17:34:44 -0700447static inline void isci_host_change_state(struct isci_host *isci_host,
448 enum isci_status status)
Dan Williams6f231dd2011-07-02 22:56:22 -0700449{
450 unsigned long flags;
451
452 dev_dbg(&isci_host->pdev->dev,
453 "%s: isci_host = %p, state = 0x%x",
454 __func__,
455 isci_host,
456 status);
457 spin_lock_irqsave(&isci_host->state_lock, flags);
458 isci_host->status = status;
459 spin_unlock_irqrestore(&isci_host->state_lock, flags);
460
461}
462
Dan Williamscc9203b2011-05-08 17:34:44 -0700463static inline int isci_host_can_queue(struct isci_host *isci_host, int num)
Dan Williams6f231dd2011-07-02 22:56:22 -0700464{
465 int ret = 0;
466 unsigned long flags;
467
468 spin_lock_irqsave(&isci_host->queue_lock, flags);
469 if ((isci_host->can_queue - num) < 0) {
470 dev_dbg(&isci_host->pdev->dev,
471 "%s: isci_host->can_queue = %d\n",
472 __func__,
473 isci_host->can_queue);
474 ret = -SAS_QUEUE_FULL;
475
476 } else
477 isci_host->can_queue -= num;
478
479 spin_unlock_irqrestore(&isci_host->queue_lock, flags);
480
481 return ret;
482}
483
Dan Williamscc9203b2011-05-08 17:34:44 -0700484static inline void isci_host_can_dequeue(struct isci_host *isci_host, int num)
Dan Williams6f231dd2011-07-02 22:56:22 -0700485{
486 unsigned long flags;
487
488 spin_lock_irqsave(&isci_host->queue_lock, flags);
489 isci_host->can_queue += num;
490 spin_unlock_irqrestore(&isci_host->queue_lock, flags);
491}
492
Dan Williams0cf89d12011-02-18 09:25:07 -0800493static inline void wait_for_start(struct isci_host *ihost)
494{
495 wait_event(ihost->eventq, !test_bit(IHOST_START_PENDING, &ihost->flags));
496}
497
498static inline void wait_for_stop(struct isci_host *ihost)
499{
500 wait_event(ihost->eventq, !test_bit(IHOST_STOP_PENDING, &ihost->flags));
501}
502
Dan Williams6ad31fe2011-03-04 12:10:29 -0800503static inline void wait_for_device_start(struct isci_host *ihost, struct isci_remote_device *idev)
504{
505 wait_event(ihost->eventq, !test_bit(IDEV_START_PENDING, &idev->flags));
506}
507
508static inline void wait_for_device_stop(struct isci_host *ihost, struct isci_remote_device *idev)
509{
Dan Williamsd9c37392011-03-03 17:59:32 -0800510 wait_event(ihost->eventq, !test_bit(IDEV_STOP_PENDING, &idev->flags));
Dan Williams6ad31fe2011-03-04 12:10:29 -0800511}
Dan Williams0cf89d12011-02-18 09:25:07 -0800512
Dan Williams4393aa42011-03-31 13:10:44 -0700513static inline struct isci_host *dev_to_ihost(struct domain_device *dev)
514{
515 return dev->port->ha->lldd_ha;
516}
Dan Williams6f231dd2011-07-02 22:56:22 -0700517
Artur Wojcikcc3dbd02011-05-04 07:58:16 +0000518static inline struct isci_host *scic_to_ihost(struct scic_sds_controller *scic)
519{
520 /* XXX delete after merging scic_sds_contoller and isci_host */
521 struct isci_host *ihost = container_of(scic, typeof(*ihost), sci);
522
523 return ihost;
524}
525
Dan Williams6f231dd2011-07-02 22:56:22 -0700526/**
Dan Williamscc9203b2011-05-08 17:34:44 -0700527 * INCREMENT_QUEUE_GET() -
Dan Williams6f231dd2011-07-02 22:56:22 -0700528 *
Dan Williamscc9203b2011-05-08 17:34:44 -0700529 * This macro will increment the specified index to and if the index wraps to 0
530 * it will toggel the cycle bit.
Dan Williams6f231dd2011-07-02 22:56:22 -0700531 */
Dan Williamscc9203b2011-05-08 17:34:44 -0700532#define INCREMENT_QUEUE_GET(index, cycle, entry_count, bit_toggle) \
533 { \
534 if ((index) + 1 == entry_count) { \
535 (index) = 0; \
536 (cycle) = (cycle) ^ (bit_toggle); \
537 } else { \
538 index = index + 1; \
539 } \
540 }
Dan Williams6f231dd2011-07-02 22:56:22 -0700541
542/**
Dan Williamscc9203b2011-05-08 17:34:44 -0700543 * scic_sds_controller_get_protocol_engine_group() -
Dan Williams6f231dd2011-07-02 22:56:22 -0700544 *
Dan Williamscc9203b2011-05-08 17:34:44 -0700545 * This macro returns the protocol engine group for this controller object.
546 * Presently we only support protocol engine group 0 so just return that
Dan Williams6f231dd2011-07-02 22:56:22 -0700547 */
Dan Williamscc9203b2011-05-08 17:34:44 -0700548#define scic_sds_controller_get_protocol_engine_group(controller) 0
Dan Williams6f231dd2011-07-02 22:56:22 -0700549
Dan Williamsdd047c82011-06-09 11:06:58 -0700550/* see scic_controller_io_tag_allocate|free for how seq and tci are built */
551#define ISCI_TAG(seq, tci) (((u16) (seq)) << 12 | tci)
Dan Williamscc9203b2011-05-08 17:34:44 -0700552
Dan Williamsdd047c82011-06-09 11:06:58 -0700553/* these are returned by the hardware, so sanitize them */
554#define ISCI_TAG_SEQ(tag) (((tag) >> 12) & (SCI_MAX_SEQ-1))
555#define ISCI_TAG_TCI(tag) ((tag) & (SCI_MAX_IO_REQUESTS-1))
Dan Williamscc9203b2011-05-08 17:34:44 -0700556
557/* expander attached sata devices require 3 rnc slots */
558static inline int scic_sds_remote_device_node_count(struct scic_sds_remote_device *sci_dev)
559{
560 struct domain_device *dev = sci_dev_to_domain(sci_dev);
561
562 if ((dev->dev_type == SATA_DEV || (dev->tproto & SAS_PROTOCOL_STP)) &&
563 !sci_dev->is_direct_attached)
564 return SCU_STP_REMOTE_NODE_COUNT;
565 return SCU_SSP_REMOTE_NODE_COUNT;
566}
567
568/**
569 * scic_sds_controller_set_invalid_phy() -
570 *
571 * This macro will set the bit in the invalid phy mask for this controller
572 * object. This is used to control messages reported for invalid link up
573 * notifications.
574 */
575#define scic_sds_controller_set_invalid_phy(controller, phy) \
576 ((controller)->invalid_phy_mask |= (1 << (phy)->phy_index))
577
578/**
579 * scic_sds_controller_clear_invalid_phy() -
580 *
581 * This macro will clear the bit in the invalid phy mask for this controller
582 * object. This is used to control messages reported for invalid link up
583 * notifications.
584 */
585#define scic_sds_controller_clear_invalid_phy(controller, phy) \
586 ((controller)->invalid_phy_mask &= ~(1 << (phy)->phy_index))
587
588static inline struct device *scic_to_dev(struct scic_sds_controller *scic)
589{
590 return &scic_to_ihost(scic)->pdev->dev;
591}
592
593static inline struct device *sciphy_to_dev(struct scic_sds_phy *sci_phy)
594{
595 struct isci_phy *iphy = sci_phy_to_iphy(sci_phy);
596
597 if (!iphy || !iphy->isci_port || !iphy->isci_port->isci_host)
598 return NULL;
599
600 return &iphy->isci_port->isci_host->pdev->dev;
601}
602
603static inline struct device *sciport_to_dev(struct scic_sds_port *sci_port)
604{
605 struct isci_port *iport = sci_port_to_iport(sci_port);
606
607 if (!iport || !iport->isci_host)
608 return NULL;
609
610 return &iport->isci_host->pdev->dev;
611}
612
613static inline struct device *scirdev_to_dev(struct scic_sds_remote_device *sci_dev)
614{
615 struct isci_remote_device *idev =
616 container_of(sci_dev, typeof(*idev), sci);
617
618 if (!idev || !idev->isci_port || !idev->isci_port->isci_host)
619 return NULL;
620
621 return &idev->isci_port->isci_host->pdev->dev;
622}
623
624enum {
625 ISCI_SI_REVA0,
626 ISCI_SI_REVA2,
627 ISCI_SI_REVB0,
Adam Gruchaladbb07432011-06-01 22:31:03 +0000628 ISCI_SI_REVC0
Dan Williamscc9203b2011-05-08 17:34:44 -0700629};
630
631extern int isci_si_rev;
632
633static inline bool is_a0(void)
634{
635 return isci_si_rev == ISCI_SI_REVA0;
636}
637
638static inline bool is_a2(void)
639{
640 return isci_si_rev == ISCI_SI_REVA2;
641}
642
643static inline bool is_b0(void)
644{
Adam Gruchaladbb07432011-06-01 22:31:03 +0000645 return isci_si_rev == ISCI_SI_REVB0;
646}
647
648static inline bool is_c0(void)
649{
650 return isci_si_rev > ISCI_SI_REVB0;
Dan Williamscc9203b2011-05-08 17:34:44 -0700651}
652
653void scic_sds_controller_post_request(struct scic_sds_controller *scic,
654 u32 request);
655void scic_sds_controller_release_frame(struct scic_sds_controller *scic,
656 u32 frame_index);
657void scic_sds_controller_copy_sata_response(void *response_buffer,
658 void *frame_header,
659 void *frame_buffer);
660enum sci_status scic_sds_controller_allocate_remote_node_context(struct scic_sds_controller *scic,
661 struct scic_sds_remote_device *sci_dev,
662 u16 *node_id);
663void scic_sds_controller_free_remote_node_context(
664 struct scic_sds_controller *scic,
665 struct scic_sds_remote_device *sci_dev,
666 u16 node_id);
667union scu_remote_node_context *scic_sds_controller_get_remote_node_context_buffer(
668 struct scic_sds_controller *scic,
669 u16 node_id);
670
671struct scic_sds_request *scic_request_by_tag(struct scic_sds_controller *scic,
672 u16 io_tag);
673
674struct scu_task_context *scic_sds_controller_get_task_context_buffer(
675 struct scic_sds_controller *scic,
676 u16 io_tag);
677
678void scic_sds_controller_power_control_queue_insert(
679 struct scic_sds_controller *scic,
680 struct scic_sds_phy *sci_phy);
681
682void scic_sds_controller_power_control_queue_remove(
683 struct scic_sds_controller *scic,
684 struct scic_sds_phy *sci_phy);
685
686void scic_sds_controller_link_up(
687 struct scic_sds_controller *scic,
688 struct scic_sds_port *sci_port,
689 struct scic_sds_phy *sci_phy);
690
691void scic_sds_controller_link_down(
692 struct scic_sds_controller *scic,
693 struct scic_sds_port *sci_port,
694 struct scic_sds_phy *sci_phy);
695
696void scic_sds_controller_remote_device_stopped(
697 struct scic_sds_controller *scic,
698 struct scic_sds_remote_device *sci_dev);
699
700void scic_sds_controller_copy_task_context(
701 struct scic_sds_controller *scic,
702 struct scic_sds_request *this_request);
703
704void scic_sds_controller_register_setup(struct scic_sds_controller *scic);
705
706enum sci_status scic_controller_continue_io(struct scic_sds_request *sci_req);
707int isci_host_scan_finished(struct Scsi_Host *, unsigned long);
708void isci_host_scan_start(struct Scsi_Host *);
Dan Williams6f231dd2011-07-02 22:56:22 -0700709
710int isci_host_init(struct isci_host *);
711
712void isci_host_init_controller_names(
713 struct isci_host *isci_host,
714 unsigned int controller_idx);
715
716void isci_host_deinit(
717 struct isci_host *);
718
719void isci_host_port_link_up(
720 struct isci_host *,
721 struct scic_sds_port *,
722 struct scic_sds_phy *);
723int isci_host_dev_found(struct domain_device *);
724
725void isci_host_remote_device_start_complete(
726 struct isci_host *,
727 struct isci_remote_device *,
728 enum sci_status);
729
Dan Williamscc9203b2011-05-08 17:34:44 -0700730void scic_controller_disable_interrupts(
731 struct scic_sds_controller *scic);
732
733enum sci_status scic_controller_start_io(
734 struct scic_sds_controller *scic,
735 struct scic_sds_remote_device *remote_device,
736 struct scic_sds_request *io_request,
737 u16 io_tag);
738
739enum sci_task_status scic_controller_start_task(
740 struct scic_sds_controller *scic,
741 struct scic_sds_remote_device *remote_device,
742 struct scic_sds_request *task_request,
743 u16 io_tag);
744
745enum sci_status scic_controller_terminate_request(
746 struct scic_sds_controller *scic,
747 struct scic_sds_remote_device *remote_device,
748 struct scic_sds_request *request);
749
750enum sci_status scic_controller_complete_io(
751 struct scic_sds_controller *scic,
752 struct scic_sds_remote_device *remote_device,
753 struct scic_sds_request *io_request);
754
755u16 scic_controller_allocate_io_tag(
756 struct scic_sds_controller *scic);
757
758enum sci_status scic_controller_free_io_tag(
759 struct scic_sds_controller *scic,
760 u16 io_tag);
Dan Williamse2f8db52011-05-10 02:28:46 -0700761
762void scic_sds_port_configuration_agent_construct(
763 struct scic_sds_port_configuration_agent *port_agent);
764
765enum sci_status scic_sds_port_configuration_agent_initialize(
766 struct scic_sds_controller *controller,
767 struct scic_sds_port_configuration_agent *port_agent);
Dan Williamscc9203b2011-05-08 17:34:44 -0700768#endif