blob: b459a9034aace5270b4e2d7f73387ca4bac4eb05 [file] [log] [blame]
Dan Williams9bc89cd2007-01-02 11:10:44 -07001/*
2 * xor offload engine api
3 *
4 * Copyright © 2006, Intel Corporation.
5 *
6 * Dan Williams <dan.j.williams@intel.com>
7 *
8 * with architecture considerations by:
9 * Neil Brown <neilb@suse.de>
10 * Jeff Garzik <jeff@garzik.org>
11 *
12 * This program is free software; you can redistribute it and/or modify it
13 * under the terms and conditions of the GNU General Public License,
14 * version 2, as published by the Free Software Foundation.
15 *
16 * This program is distributed in the hope it will be useful, but WITHOUT
17 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
18 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
19 * more details.
20 *
21 * You should have received a copy of the GNU General Public License along with
22 * this program; if not, write to the Free Software Foundation, Inc.,
23 * 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
24 *
25 */
26#include <linux/kernel.h>
27#include <linux/interrupt.h>
28#include <linux/mm.h>
29#include <linux/dma-mapping.h>
30#include <linux/raid/xor.h>
31#include <linux/async_tx.h>
32
Dan Williams06164f32009-03-25 09:13:25 -070033/* do_async_xor - dma map the pages and perform the xor with an engine */
34static __async_inline struct dma_async_tx_descriptor *
Dan Williams1e55db22008-07-16 19:44:56 -070035do_async_xor(struct dma_chan *chan, struct page *dest, struct page **src_list,
Dan Williams04ce9ab2009-06-03 14:22:28 -070036 unsigned int offset, int src_cnt, size_t len, dma_addr_t *dma_src,
Dan Williamsa08abd82009-06-03 11:43:59 -070037 struct async_submit_ctl *submit)
Dan Williams9bc89cd2007-01-02 11:10:44 -070038{
Dan Williams1e55db22008-07-16 19:44:56 -070039 struct dma_device *dma = chan->device;
Dan Williams1e55db22008-07-16 19:44:56 -070040 struct dma_async_tx_descriptor *tx = NULL;
41 int src_off = 0;
Dan Williams9bc89cd2007-01-02 11:10:44 -070042 int i;
Dan Williamsa08abd82009-06-03 11:43:59 -070043 dma_async_tx_callback cb_fn_orig = submit->cb_fn;
44 void *cb_param_orig = submit->cb_param;
45 enum async_tx_flags flags_orig = submit->flags;
Dan Williams1e55db22008-07-16 19:44:56 -070046 enum dma_ctrl_flags dma_flags;
47 int xor_src_cnt;
48 dma_addr_t dma_dest;
Dan Williams9bc89cd2007-01-02 11:10:44 -070049
Dan Williamsa06d5682008-12-08 13:46:00 -070050 /* map the dest bidrectional in case it is re-used as a source */
51 dma_dest = dma_map_page(dma->dev, dest, offset, len, DMA_BIDIRECTIONAL);
52 for (i = 0; i < src_cnt; i++) {
53 /* only map the dest once */
54 if (unlikely(src_list[i] == dest)) {
55 dma_src[i] = dma_dest;
56 continue;
57 }
Dan Williams1e55db22008-07-16 19:44:56 -070058 dma_src[i] = dma_map_page(dma->dev, src_list[i], offset,
Dan Williams00367312008-02-02 19:49:57 -070059 len, DMA_TO_DEVICE);
Dan Williamsa06d5682008-12-08 13:46:00 -070060 }
Dan Williams00367312008-02-02 19:49:57 -070061
Dan Williams1e55db22008-07-16 19:44:56 -070062 while (src_cnt) {
Dan Williamsa08abd82009-06-03 11:43:59 -070063 submit->flags = flags_orig;
Dan Williams1e55db22008-07-16 19:44:56 -070064 dma_flags = 0;
Dan Williamsb2f46fd2009-07-14 12:20:36 -070065 xor_src_cnt = min(src_cnt, (int)dma->max_xor);
Dan Williams1e55db22008-07-16 19:44:56 -070066 /* if we are submitting additional xors, leave the chain open,
67 * clear the callback parameters, and leave the destination
68 * buffer mapped
69 */
70 if (src_cnt > xor_src_cnt) {
Dan Williamsa08abd82009-06-03 11:43:59 -070071 submit->flags &= ~ASYNC_TX_ACK;
Dan Williams0403e382009-09-08 17:42:50 -070072 submit->flags |= ASYNC_TX_FENCE;
Dan Williams1e55db22008-07-16 19:44:56 -070073 dma_flags = DMA_COMPL_SKIP_DEST_UNMAP;
Dan Williamsa08abd82009-06-03 11:43:59 -070074 submit->cb_fn = NULL;
75 submit->cb_param = NULL;
Dan Williams1e55db22008-07-16 19:44:56 -070076 } else {
Dan Williamsa08abd82009-06-03 11:43:59 -070077 submit->cb_fn = cb_fn_orig;
78 submit->cb_param = cb_param_orig;
Dan Williams1e55db22008-07-16 19:44:56 -070079 }
Dan Williamsa08abd82009-06-03 11:43:59 -070080 if (submit->cb_fn)
Dan Williams1e55db22008-07-16 19:44:56 -070081 dma_flags |= DMA_PREP_INTERRUPT;
Dan Williams0403e382009-09-08 17:42:50 -070082 if (submit->flags & ASYNC_TX_FENCE)
83 dma_flags |= DMA_PREP_FENCE;
Dan Williams1e55db22008-07-16 19:44:56 -070084 /* Since we have clobbered the src_list we are committed
85 * to doing this asynchronously. Drivers force forward progress
86 * in case they can not provide a descriptor
87 */
88 tx = dma->device_prep_dma_xor(chan, dma_dest, &dma_src[src_off],
89 xor_src_cnt, len, dma_flags);
90
Dan Williams669ab0b2008-07-17 17:59:55 -070091 if (unlikely(!tx))
Dan Williamsa08abd82009-06-03 11:43:59 -070092 async_tx_quiesce(&submit->depend_tx);
Dan Williams00367312008-02-02 19:49:57 -070093
Dan Williams1e55db22008-07-16 19:44:56 -070094 /* spin wait for the preceeding transactions to complete */
Dan Williams669ab0b2008-07-17 17:59:55 -070095 while (unlikely(!tx)) {
96 dma_async_issue_pending(chan);
Dan Williams1e55db22008-07-16 19:44:56 -070097 tx = dma->device_prep_dma_xor(chan, dma_dest,
98 &dma_src[src_off],
99 xor_src_cnt, len,
100 dma_flags);
Dan Williams669ab0b2008-07-17 17:59:55 -0700101 }
Dan Williams9bc89cd2007-01-02 11:10:44 -0700102
Dan Williamsa08abd82009-06-03 11:43:59 -0700103 async_tx_submit(chan, tx, submit);
104 submit->depend_tx = tx;
Dan Williams1e55db22008-07-16 19:44:56 -0700105
106 if (src_cnt > xor_src_cnt) {
107 /* drop completed sources */
108 src_cnt -= xor_src_cnt;
109 src_off += xor_src_cnt;
110
111 /* use the intermediate result a source */
112 dma_src[--src_off] = dma_dest;
113 src_cnt++;
114 } else
115 break;
116 }
Dan Williams00367312008-02-02 19:49:57 -0700117
118 return tx;
Dan Williams9bc89cd2007-01-02 11:10:44 -0700119}
120
121static void
122do_sync_xor(struct page *dest, struct page **src_list, unsigned int offset,
Dan Williamsa08abd82009-06-03 11:43:59 -0700123 int src_cnt, size_t len, struct async_submit_ctl *submit)
Dan Williams9bc89cd2007-01-02 11:10:44 -0700124{
Dan Williams9bc89cd2007-01-02 11:10:44 -0700125 int i;
Dan Williams1e55db22008-07-16 19:44:56 -0700126 int xor_src_cnt;
127 int src_off = 0;
128 void *dest_buf;
Dan Williams04ce9ab2009-06-03 14:22:28 -0700129 void **srcs;
Dan Williams9bc89cd2007-01-02 11:10:44 -0700130
Dan Williams04ce9ab2009-06-03 14:22:28 -0700131 if (submit->scribble)
132 srcs = submit->scribble;
133 else
134 srcs = (void **) src_list;
135
136 /* convert to buffer pointers */
Dan Williams9bc89cd2007-01-02 11:10:44 -0700137 for (i = 0; i < src_cnt; i++)
Dan Williams1e55db22008-07-16 19:44:56 -0700138 srcs[i] = page_address(src_list[i]) + offset;
Dan Williams9bc89cd2007-01-02 11:10:44 -0700139
140 /* set destination address */
Dan Williams1e55db22008-07-16 19:44:56 -0700141 dest_buf = page_address(dest) + offset;
Dan Williams9bc89cd2007-01-02 11:10:44 -0700142
Dan Williamsa08abd82009-06-03 11:43:59 -0700143 if (submit->flags & ASYNC_TX_XOR_ZERO_DST)
Dan Williams1e55db22008-07-16 19:44:56 -0700144 memset(dest_buf, 0, len);
Dan Williams9bc89cd2007-01-02 11:10:44 -0700145
Dan Williams1e55db22008-07-16 19:44:56 -0700146 while (src_cnt > 0) {
147 /* process up to 'MAX_XOR_BLOCKS' sources */
148 xor_src_cnt = min(src_cnt, MAX_XOR_BLOCKS);
149 xor_blocks(xor_src_cnt, len, dest_buf, &srcs[src_off]);
150
151 /* drop completed sources */
152 src_cnt -= xor_src_cnt;
153 src_off += xor_src_cnt;
154 }
Dan Williams9bc89cd2007-01-02 11:10:44 -0700155
Dan Williamsa08abd82009-06-03 11:43:59 -0700156 async_tx_sync_epilog(submit);
Dan Williams9bc89cd2007-01-02 11:10:44 -0700157}
158
159/**
160 * async_xor - attempt to xor a set of blocks with a dma engine.
Dan Williams9bc89cd2007-01-02 11:10:44 -0700161 * @dest: destination page
Dan Williamsa08abd82009-06-03 11:43:59 -0700162 * @src_list: array of source pages
163 * @offset: common src/dst offset to start transaction
Dan Williams9bc89cd2007-01-02 11:10:44 -0700164 * @src_cnt: number of source pages
165 * @len: length in bytes
Dan Williamsa08abd82009-06-03 11:43:59 -0700166 * @submit: submission / completion modifiers
167 *
168 * honored flags: ASYNC_TX_ACK, ASYNC_TX_XOR_ZERO_DST, ASYNC_TX_XOR_DROP_DST
169 *
170 * xor_blocks always uses the dest as a source so the
171 * ASYNC_TX_XOR_ZERO_DST flag must be set to not include dest data in
172 * the calculation. The assumption with dma eninges is that they only
173 * use the destination buffer as a source when it is explicity specified
174 * in the source list.
175 *
176 * src_list note: if the dest is also a source it must be at index zero.
177 * The contents of this array will be overwritten if a scribble region
178 * is not specified.
Dan Williams9bc89cd2007-01-02 11:10:44 -0700179 */
180struct dma_async_tx_descriptor *
181async_xor(struct page *dest, struct page **src_list, unsigned int offset,
Dan Williamsa08abd82009-06-03 11:43:59 -0700182 int src_cnt, size_t len, struct async_submit_ctl *submit)
Dan Williams9bc89cd2007-01-02 11:10:44 -0700183{
Dan Williamsa08abd82009-06-03 11:43:59 -0700184 struct dma_chan *chan = async_tx_find_channel(submit, DMA_XOR,
Dan Williams47437b22008-02-02 19:49:59 -0700185 &dest, 1, src_list,
186 src_cnt, len);
Dan Williams04ce9ab2009-06-03 14:22:28 -0700187 dma_addr_t *dma_src = NULL;
188
Dan Williams9bc89cd2007-01-02 11:10:44 -0700189 BUG_ON(src_cnt <= 1);
190
Dan Williams04ce9ab2009-06-03 14:22:28 -0700191 if (submit->scribble)
192 dma_src = submit->scribble;
193 else if (sizeof(dma_addr_t) <= sizeof(struct page *))
194 dma_src = (dma_addr_t *) src_list;
195
Dan Williams83544ae2009-09-08 17:42:53 -0700196 if (dma_src && chan && is_dma_xor_aligned(chan->device, offset, 0, len)) {
Dan Williams1e55db22008-07-16 19:44:56 -0700197 /* run the xor asynchronously */
198 pr_debug("%s (async): len: %zu\n", __func__, len);
Dan Williams9bc89cd2007-01-02 11:10:44 -0700199
Dan Williams1e55db22008-07-16 19:44:56 -0700200 return do_async_xor(chan, dest, src_list, offset, src_cnt, len,
Dan Williams04ce9ab2009-06-03 14:22:28 -0700201 dma_src, submit);
Dan Williams1e55db22008-07-16 19:44:56 -0700202 } else {
203 /* run the xor synchronously */
204 pr_debug("%s (sync): len: %zu\n", __func__, len);
Dan Williams04ce9ab2009-06-03 14:22:28 -0700205 WARN_ONCE(chan, "%s: no space for dma address conversion\n",
206 __func__);
Dan Williams9bc89cd2007-01-02 11:10:44 -0700207
Dan Williams1e55db22008-07-16 19:44:56 -0700208 /* in the sync case the dest is an implied source
209 * (assumes the dest is the first source)
210 */
Dan Williamsa08abd82009-06-03 11:43:59 -0700211 if (submit->flags & ASYNC_TX_XOR_DROP_DST) {
Dan Williams1e55db22008-07-16 19:44:56 -0700212 src_cnt--;
213 src_list++;
Dan Williams9bc89cd2007-01-02 11:10:44 -0700214 }
215
Dan Williams1e55db22008-07-16 19:44:56 -0700216 /* wait for any prerequisite operations */
Dan Williamsa08abd82009-06-03 11:43:59 -0700217 async_tx_quiesce(&submit->depend_tx);
Dan Williams9bc89cd2007-01-02 11:10:44 -0700218
Dan Williamsa08abd82009-06-03 11:43:59 -0700219 do_sync_xor(dest, src_list, offset, src_cnt, len, submit);
Dan Williams1e55db22008-07-16 19:44:56 -0700220
221 return NULL;
222 }
Dan Williams9bc89cd2007-01-02 11:10:44 -0700223}
224EXPORT_SYMBOL_GPL(async_xor);
225
226static int page_is_zero(struct page *p, unsigned int offset, size_t len)
227{
228 char *a = page_address(p) + offset;
229 return ((*(u32 *) a) == 0 &&
230 memcmp(a, a + 4, len - 4) == 0);
231}
232
233/**
Dan Williams099f53c2009-04-08 14:28:37 -0700234 * async_xor_val - attempt a xor parity check with a dma engine.
Dan Williams9bc89cd2007-01-02 11:10:44 -0700235 * @dest: destination page used if the xor is performed synchronously
Dan Williamsa08abd82009-06-03 11:43:59 -0700236 * @src_list: array of source pages
Dan Williams9bc89cd2007-01-02 11:10:44 -0700237 * @offset: offset in pages to start transaction
238 * @src_cnt: number of source pages
239 * @len: length in bytes
240 * @result: 0 if sum == 0 else non-zero
Dan Williamsa08abd82009-06-03 11:43:59 -0700241 * @submit: submission / completion modifiers
242 *
243 * honored flags: ASYNC_TX_ACK
244 *
245 * src_list note: if the dest is also a source it must be at index zero.
246 * The contents of this array will be overwritten if a scribble region
247 * is not specified.
Dan Williams9bc89cd2007-01-02 11:10:44 -0700248 */
249struct dma_async_tx_descriptor *
Dan Williamsa08abd82009-06-03 11:43:59 -0700250async_xor_val(struct page *dest, struct page **src_list, unsigned int offset,
Dan Williamsad283ea2009-08-29 19:09:26 -0700251 int src_cnt, size_t len, enum sum_check_flags *result,
Dan Williamsa08abd82009-06-03 11:43:59 -0700252 struct async_submit_ctl *submit)
Dan Williams9bc89cd2007-01-02 11:10:44 -0700253{
Dan Williamsa08abd82009-06-03 11:43:59 -0700254 struct dma_chan *chan = async_tx_find_channel(submit, DMA_XOR_VAL,
Dan Williams47437b22008-02-02 19:49:59 -0700255 &dest, 1, src_list,
256 src_cnt, len);
Dan Williams9bc89cd2007-01-02 11:10:44 -0700257 struct dma_device *device = chan ? chan->device : NULL;
Dan Williams00367312008-02-02 19:49:57 -0700258 struct dma_async_tx_descriptor *tx = NULL;
Dan Williams04ce9ab2009-06-03 14:22:28 -0700259 dma_addr_t *dma_src = NULL;
Dan Williams9bc89cd2007-01-02 11:10:44 -0700260
261 BUG_ON(src_cnt <= 1);
262
Dan Williams04ce9ab2009-06-03 14:22:28 -0700263 if (submit->scribble)
264 dma_src = submit->scribble;
265 else if (sizeof(dma_addr_t) <= sizeof(struct page *))
266 dma_src = (dma_addr_t *) src_list;
267
Dan Williams83544ae2009-09-08 17:42:53 -0700268 if (dma_src && device && src_cnt <= device->max_xor &&
269 is_dma_xor_aligned(device, offset, 0, len)) {
Dan Williams0403e382009-09-08 17:42:50 -0700270 unsigned long dma_prep_flags = 0;
Dan Williams00367312008-02-02 19:49:57 -0700271 int i;
Dan Williams9bc89cd2007-01-02 11:10:44 -0700272
Dan Williams3280ab3e2008-03-13 17:45:28 -0700273 pr_debug("%s: (async) len: %zu\n", __func__, len);
Dan Williams9bc89cd2007-01-02 11:10:44 -0700274
Dan Williams0403e382009-09-08 17:42:50 -0700275 if (submit->cb_fn)
276 dma_prep_flags |= DMA_PREP_INTERRUPT;
277 if (submit->flags & ASYNC_TX_FENCE)
278 dma_prep_flags |= DMA_PREP_FENCE;
Dan Williams00367312008-02-02 19:49:57 -0700279 for (i = 0; i < src_cnt; i++)
280 dma_src[i] = dma_map_page(device->dev, src_list[i],
281 offset, len, DMA_TO_DEVICE);
282
Dan Williams099f53c2009-04-08 14:28:37 -0700283 tx = device->device_prep_dma_xor_val(chan, dma_src, src_cnt,
284 len, result,
285 dma_prep_flags);
Dan Williams669ab0b2008-07-17 17:59:55 -0700286 if (unlikely(!tx)) {
Dan Williamsa08abd82009-06-03 11:43:59 -0700287 async_tx_quiesce(&submit->depend_tx);
Dan Williams00367312008-02-02 19:49:57 -0700288
Dan Williamse34a8ae2008-08-05 10:22:05 -0700289 while (!tx) {
Dan Williams669ab0b2008-07-17 17:59:55 -0700290 dma_async_issue_pending(chan);
Dan Williams099f53c2009-04-08 14:28:37 -0700291 tx = device->device_prep_dma_xor_val(chan,
Dan Williams00367312008-02-02 19:49:57 -0700292 dma_src, src_cnt, len, result,
Dan Williamsd4c56f92008-02-02 19:49:58 -0700293 dma_prep_flags);
Dan Williamse34a8ae2008-08-05 10:22:05 -0700294 }
Dan Williams9bc89cd2007-01-02 11:10:44 -0700295 }
296
Dan Williamsa08abd82009-06-03 11:43:59 -0700297 async_tx_submit(chan, tx, submit);
Dan Williams9bc89cd2007-01-02 11:10:44 -0700298 } else {
Dan Williamsa08abd82009-06-03 11:43:59 -0700299 enum async_tx_flags flags_orig = submit->flags;
Dan Williams9bc89cd2007-01-02 11:10:44 -0700300
Dan Williams3280ab3e2008-03-13 17:45:28 -0700301 pr_debug("%s: (sync) len: %zu\n", __func__, len);
Dan Williams04ce9ab2009-06-03 14:22:28 -0700302 WARN_ONCE(device && src_cnt <= device->max_xor,
303 "%s: no space for dma address conversion\n",
304 __func__);
Dan Williams9bc89cd2007-01-02 11:10:44 -0700305
Dan Williamsa08abd82009-06-03 11:43:59 -0700306 submit->flags |= ASYNC_TX_XOR_DROP_DST;
307 submit->flags &= ~ASYNC_TX_ACK;
Dan Williams9bc89cd2007-01-02 11:10:44 -0700308
Dan Williamsa08abd82009-06-03 11:43:59 -0700309 tx = async_xor(dest, src_list, offset, src_cnt, len, submit);
Dan Williams9bc89cd2007-01-02 11:10:44 -0700310
Dan Williamsd2c52b72008-07-17 17:59:55 -0700311 async_tx_quiesce(&tx);
Dan Williams9bc89cd2007-01-02 11:10:44 -0700312
Dan Williamsad283ea2009-08-29 19:09:26 -0700313 *result = !page_is_zero(dest, offset, len) << SUM_CHECK_P;
Dan Williams9bc89cd2007-01-02 11:10:44 -0700314
Dan Williamsa08abd82009-06-03 11:43:59 -0700315 async_tx_sync_epilog(submit);
316 submit->flags = flags_orig;
Dan Williams9bc89cd2007-01-02 11:10:44 -0700317 }
318
319 return tx;
320}
Dan Williams099f53c2009-04-08 14:28:37 -0700321EXPORT_SYMBOL_GPL(async_xor_val);
Dan Williams9bc89cd2007-01-02 11:10:44 -0700322
Dan Williams9bc89cd2007-01-02 11:10:44 -0700323MODULE_AUTHOR("Intel Corporation");
324MODULE_DESCRIPTION("asynchronous xor/xor-zero-sum api");
325MODULE_LICENSE("GPL");