Blame - drivers/clocksource/Kconfig - kernel/msm-4.9

blob: cb7e7f417a60198d58072f8ee5507d80df6804f1 [file] [log] [blame]

Jean Delvare	5839427	2014-06-16 11:48:45 +0200	[diff] [blame]	1	menu "Clock Source drivers"
				2
Stephen Warren	ae278a9	2012-11-19 16:41:20 -0700	[diff] [blame]	3	config CLKSRC_OF
				4	bool
				5
Russell King	89c0b8e	2011-05-08 18:47:58 +0100	[diff] [blame]	6	config CLKSRC_I8253
				7	bool
Russell King	442c817	2011-05-08 14:06:52 +0100	[diff] [blame]	8
Thomas Gleixner	e6220bd	2011-06-09 13:08:25 +0000	[diff] [blame]	9	config CLKEVT_I8253
				10	bool
				11
Ralf Baechle	15f304b	2011-06-01 19:04:59 +0100	[diff] [blame]	12	config I8253_LOCK
				13	bool
				14
				15	config CLKBLD_I8253
Thomas Gleixner	e6220bd	2011-06-09 13:08:25 +0000	[diff] [blame]	16	def_bool y if CLKSRC_I8253 \|\| CLKEVT_I8253 \|\| I8253_LOCK
Ralf Baechle	15f304b	2011-06-01 19:04:59 +0100	[diff] [blame]	17
Russell King	442c817	2011-05-08 14:06:52 +0100	[diff] [blame]	18	config CLKSRC_MMIO
				19	bool
Jamie Iles	06c3df4	2011-06-06 12:43:07 +0100	[diff] [blame]	20
				21	config DW_APB_TIMER
				22	bool
Mattias Wallin	489bcce	2011-05-27 10:30:12 +0200	[diff] [blame]	23
Dinh Nguyen	cfda590	2012-07-11 15:13:16 -0500	[diff] [blame]	24	config DW_APB_TIMER_OF
				25	bool
Heiko Stuebner	1b4eca0	2013-06-04 11:38:11 +0200	[diff] [blame]	26	select DW_APB_TIMER
Heiko Stuebner	1002148	2013-06-04 11:38:42 +0200	[diff] [blame]	27	select CLKSRC_OF
Dinh Nguyen	cfda590	2012-07-11 15:13:16 -0500	[diff] [blame]	28
Gregory CLEMENT	6fe9cbd	2012-06-13 18:58:09 +0200	[diff] [blame]	29	config ARMADA_370_XP_TIMER
				30	bool
Jean Pihet	7b0dd72	2013-09-18 20:55:09 +0200	[diff] [blame]	31	select CLKSRC_OF
Gregory CLEMENT	6fe9cbd	2012-06-13 18:58:09 +0200	[diff] [blame]	32
Carlo Caione	e4a6b37	2014-09-29 01:50:05 +0200	[diff] [blame]	33	config MESON6_TIMER
				34	bool
				35
Sebastian Hesselbarth	0c1dcfd	2013-06-11 08:38:50 +0200	[diff] [blame]	36	config ORION_TIMER
				37	select CLKSRC_OF
				38	select CLKSRC_MMIO
				39	bool
				40
Maxime Ripard	119fd63	2013-03-24 11:49:25 +0100	[diff] [blame]	41	config SUN4I_TIMER
Maxime Ripard	71c568c	2013-10-14 21:07:46 +0200	[diff] [blame]	42	select CLKSRC_MMIO
Maxime Ripard	b2ac5d7	2012-11-12 15:07:50 +0100	[diff] [blame]	43	bool
				44
Maxime Ripard	6790554	2013-11-07 12:01:48 +0100	[diff] [blame]	45	config SUN5I_HSTIMER
				46	select CLKSRC_MMIO
				47	bool
				48
Tony Prisk	ff7ec34	2013-01-14 17:58:21 +1300	[diff] [blame]	49	config VT8500_TIMER
				50	bool
				51
Michal Simek	4f0f234	2013-03-20 10:46:01 +0100	[diff] [blame]	52	config CADENCE_TTC_TIMER
				53	bool
				54
Linus Walleij	694e33a	2012-10-18 14:01:25 +0200	[diff] [blame]	55	config CLKSRC_NOMADIK_MTU
				56	bool
				57	depends on (ARCH_NOMADIK \|\| ARCH_U8500)
				58	select CLKSRC_MMIO
				59	help
				60	Support for Multi Timer Unit. MTU provides access
				61	to multiple interrupt generating programmable
				62	32-bit free running decrementing counters.
				63
				64	config CLKSRC_NOMADIK_MTU_SCHED_CLOCK
				65	bool
				66	depends on CLKSRC_NOMADIK_MTU
				67	help
				68	Use the Multi Timer Unit as the sched_clock.
				69
Mattias Wallin	489bcce	2011-05-27 10:30:12 +0200	[diff] [blame]	70	config CLKSRC_DBX500_PRCMU
				71	bool "Clocksource PRCMU Timer"
Linus Walleij	29746f4	2012-04-13 13:16:31 +0200	[diff] [blame]	72	depends on UX500_SOC_DB8500
Mattias Wallin	489bcce	2011-05-27 10:30:12 +0200	[diff] [blame]	73	default y
				74	help
				75	Use the always on PRCMU Timer as clocksource
				76
				77	config CLKSRC_DBX500_PRCMU_SCHED_CLOCK
				78	bool "Clocksource PRCMU Timer sched_clock"
Linus Walleij	694e33a	2012-10-18 14:01:25 +0200	[diff] [blame]	79	depends on (CLKSRC_DBX500_PRCMU && !CLKSRC_NOMADIK_MTU_SCHED_CLOCK)
Mattias Wallin	489bcce	2011-05-27 10:30:12 +0200	[diff] [blame]	80	default y
				81	help
				82	Use the always on PRCMU Timer as sched_clock
Marc Zyngier	985c067	2012-03-05 11:49:30 +0000	[diff] [blame]	83
Uwe Kleine-König	9c9b781	2013-10-03 21:56:29 +0200	[diff] [blame]	84	config CLKSRC_EFM32
				85	bool "Clocksource for Energy Micro's EFM32 SoCs" if !ARCH_EFM32
				86	depends on OF && ARM && (ARCH_EFM32 \|\| COMPILE_TEST)
Axel Lin	09ca275	2013-11-20 10:15:11 +0800	[diff] [blame]	87	select CLKSRC_MMIO
Uwe Kleine-König	9c9b781	2013-10-03 21:56:29 +0200	[diff] [blame]	88	default ARCH_EFM32
				89	help
				90	Support to use the timers of EFM32 SoCs as clock source and clock
				91	event device.
				92
Mark Rutland	8a4da6e	2012-11-12 14:33:44 +0000	[diff] [blame]	93	config ARM_ARCH_TIMER
				94	bool
Rob Herring	0583fe4	2013-04-10 18:27:51 -0500	[diff] [blame]	95	select CLKSRC_OF if OF
James Hogan	a2c5d4e	2012-10-09 10:54:39 +0100	[diff] [blame]	96
Will Deacon	037f637	2013-08-23 15:32:29 +0100	[diff] [blame]	97	config ARM_ARCH_TIMER_EVTSTREAM
				98	bool "Support for ARM architected timer event stream generation"
				99	default y if ARM_ARCH_TIMER
Stephen Boyd	77f7ce9	2013-11-20 12:02:03 -0800	[diff] [blame]	100	depends on ARM_ARCH_TIMER
Will Deacon	037f637	2013-08-23 15:32:29 +0100	[diff] [blame]	101	help
				102	This option enables support for event stream generation based on
				103	the ARM architected timer. It is used for waking up CPUs executing
				104	the wfe instruction at a frequency represented as a power-of-2
				105	divisor of the clock rate.
				106	The main use of the event stream is wfe-based timeouts of userspace
				107	locking implementations. It might also be useful for imposing timeout
				108	on wfe to safeguard against any programming errors in case an expected
				109	event is not generated.
				110	This must be disabled for hardware validation purposes to detect any
				111	hardware anomalies of missing events.
				112
Stuart Menefy	c1b40e4	2013-06-26 12:48:38 +0100	[diff] [blame]	113	config ARM_GLOBAL_TIMER
				114	bool
				115	select CLKSRC_OF if OF
				116	help
				117	This options enables support for the ARM global timer unit
				118
				119	config CLKSRC_ARM_GLOBAL_TIMER_SCHED_CLOCK
				120	bool
				121	depends on ARM_GLOBAL_TIMER
				122	default y
				123	help
				124	Use ARM global timer clock source as sched_clock
				125
Maxime Ripard	b052ff3	2014-09-02 18:12:35 +0200	[diff] [blame]	126	config ATMEL_PIT
				127	select CLKSRC_OF if OF
				128	def_bool SOC_AT91SAM9 \|\| SOC_SAMA5
				129
James Hogan	a2c5d4e	2012-10-09 10:54:39 +0100	[diff] [blame]	130	config CLKSRC_METAG_GENERIC
				131	def_bool y if METAG
				132	help
				133	This option enables support for the Meta per-thread timers.
Thomas Abraham	6938d75a	2013-03-09 16:16:13 +0900	[diff] [blame]	134
				135	config CLKSRC_EXYNOS_MCT
				136	def_bool y if ARCH_EXYNOS
Doug Anderson	3252a64	2014-07-05 06:43:26 +0900	[diff] [blame]	137	depends on !ARM64
Thomas Abraham	6938d75a	2013-03-09 16:16:13 +0900	[diff] [blame]	138	help
				139	Support for Multi Core Timer controller on Exynos SoCs.
Arnd Bergmann	241a987	2013-05-06 23:49:09 +0200	[diff] [blame]	140
Tomasz Figa	f118998	2013-04-20 23:22:13 +0200	[diff] [blame]	141	config CLKSRC_SAMSUNG_PWM
Tomasz Figa	77d8443	2013-04-23 17:46:23 +0200	[diff] [blame]	142	bool
Tomasz Figa	f118998	2013-04-20 23:22:13 +0200	[diff] [blame]	143	help
				144	This is a new clocksource driver for the PWM timer found in
				145	Samsung S3C, S5P and Exynos SoCs, replacing an earlier driver
				146	for all devicetree enabled platforms. This driver will be
				147	needed only on systems that do not have the Exynos MCT available.
Jingchang Lu	c196724	2013-05-29 10:12:17 +0200	[diff] [blame]	148
Xiubo Li	2529c3a	2014-05-23 10:12:04 +0200	[diff] [blame]	149	config FSL_FTM_TIMER
				150	bool
				151	help
				152	Support for Freescale FlexTimer Module (FTM) timer.
				153
Jingchang Lu	c196724	2013-05-29 10:12:17 +0200	[diff] [blame]	154	config VF_PIT_TIMER
				155	bool
				156	help
				157	Support for Period Interrupt Timer on Freescale Vybrid Family SoCs.
Magnus Damm	fd3f127	2014-02-20 12:54:45 +0100	[diff] [blame]	158
				159	config SYS_SUPPORTS_SH_CMT
				160	bool
				161
Matthias Brugger	ecb3530	2014-07-18 11:36:43 +0200	[diff] [blame]	162	config MTK_TIMER
				163	select CLKSRC_OF
				164	select CLKSRC_MMIO
				165	bool
				166
Magnus Damm	fd3f127	2014-02-20 12:54:45 +0100	[diff] [blame]	167	config SYS_SUPPORTS_SH_MTU2
				168	bool
				169
				170	config SYS_SUPPORTS_SH_TMU
				171	bool
				172
				173	config SYS_SUPPORTS_EM_STI
				174	bool
				175
				176	config SH_TIMER_CMT
				177	bool "Renesas CMT timer driver" if COMPILE_TEST
Geert Uytterhoeven	87291a9	2014-03-20 15:05:50 +0100	[diff] [blame]	178	depends on GENERIC_CLOCKEVENTS
Magnus Damm	fd3f127	2014-02-20 12:54:45 +0100	[diff] [blame]	179	default SYS_SUPPORTS_SH_CMT
				180	help
				181	This enables build of a clocksource and clockevent driver for
				182	the Compare Match Timer (CMT) hardware available in 16/32/48-bit
				183	variants on a wide range of Mobile and Automotive SoCs from Renesas.
				184
				185	config SH_TIMER_MTU2
				186	bool "Renesas MTU2 timer driver" if COMPILE_TEST
Geert Uytterhoeven	87291a9	2014-03-20 15:05:50 +0100	[diff] [blame]	187	depends on GENERIC_CLOCKEVENTS
Magnus Damm	fd3f127	2014-02-20 12:54:45 +0100	[diff] [blame]	188	default SYS_SUPPORTS_SH_MTU2
				189	help
				190	This enables build of a clockevent driver for the Multi-Function
Kuninori Morimoto	7e13918	2014-07-18 11:36:36 +0200	[diff] [blame]	191	Timer Pulse Unit 2 (MTU2) hardware available on SoCs from Renesas.
Magnus Damm	fd3f127	2014-02-20 12:54:45 +0100	[diff] [blame]	192	This hardware comes with 16 bit-timer registers.
				193
				194	config SH_TIMER_TMU
				195	bool "Renesas TMU timer driver" if COMPILE_TEST
Geert Uytterhoeven	87291a9	2014-03-20 15:05:50 +0100	[diff] [blame]	196	depends on GENERIC_CLOCKEVENTS
Magnus Damm	fd3f127	2014-02-20 12:54:45 +0100	[diff] [blame]	197	default SYS_SUPPORTS_SH_TMU
				198	help
				199	This enables build of a clocksource and clockevent driver for
				200	the 32-bit Timer Unit (TMU) hardware available on a wide range
				201	SoCs from Renesas.
				202
				203	config EM_TIMER_STI
				204	bool "Renesas STI timer driver" if COMPILE_TEST
Chen Gang	40c9631	2014-07-08 20:39:40 +0800	[diff] [blame]	205	depends on GENERIC_CLOCKEVENTS && HAS_IOMEM
Magnus Damm	fd3f127	2014-02-20 12:54:45 +0100	[diff] [blame]	206	default SYS_SUPPORTS_EM_STI
				207	help
				208	This enables build of a clocksource and clockevent driver for
				209	the 48-bit System Timer (STI) hardware available on a SoCs
				210	such as EMEV2 from former NEC Electronics.
Linus Torvalds	dfc25e4	2014-04-05 13:51:19 -0700	[diff] [blame]	211
Kumar Gala	3f8e8ce	2014-01-29 16:17:30 -0600	[diff] [blame]	212	config CLKSRC_QCOM
				213	bool
Pawel Moll	220e2a8	2014-04-16 18:22:59 +0100	[diff] [blame]	214
				215	config CLKSRC_VERSATILE
				216	bool "ARM Versatile (Express) reference platforms clock source"
Arnd Bergmann	b33cdd2	2014-05-26 17:25:22 +0200	[diff] [blame]	217	depends on GENERIC_SCHED_CLOCK && !ARCH_USES_GETTIMEOFFSET
Pawel Moll	220e2a8	2014-04-16 18:22:59 +0100	[diff] [blame]	218	select CLKSRC_OF
				219	default y if MFD_VEXPRESS_SYSREG
				220	help
				221	This option enables clock source based on free running
				222	counter available in the "System Registers" block of
				223	ARM Versatile, RealView and Versatile Express reference
				224	platforms.
Jean Delvare	5839427	2014-06-16 11:48:45 +0200	[diff] [blame]	225
Andrew Bresticker	fa5635a	2014-10-20 12:03:58 -0700	[diff] [blame^]	226	config CLKSRC_MIPS_GIC
				227	bool
				228	depends on MIPS_GIC
				229
Jean Delvare	5839427	2014-06-16 11:48:45 +0200	[diff] [blame]	230	endmenu