blob: d5e5cd449b16757d269836609b16b35d34ecc039 [file] [log] [blame]
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +01001/*
Enric Balletbo i Serra9aa36df2013-11-26 15:03:37 -08002 * Common device tree for IGEP boards based on AM/DM37x
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +01003 *
4 * Copyright (C) 2012 Javier Martinez Canillas <javier@collabora.co.uk>
5 * Copyright (C) 2012 Enric Balletbo i Serra <eballetbo@gmail.com>
6 *
7 * This program is free software; you can redistribute it and/or modify
8 * it under the terms of the GNU General Public License version 2 as
9 * published by the Free Software Foundation.
10 */
11/dts-v1/;
12
Enric Balletbo i Serra9aa36df2013-11-26 15:03:37 -080013#include "omap36xx.dtsi"
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +010014
15/ {
16 memory {
17 device_type = "memory";
18 reg = <0x80000000 0x20000000>; /* 512 MB */
19 };
20
21 sound {
22 compatible = "ti,omap-twl4030";
23 ti,model = "igep2";
24 ti,mcbsp = <&mcbsp2>;
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +010025 };
Enric Balletbo i Serra0e9fd772013-11-26 15:03:37 -080026
27 vdd33: regulator-vdd33 {
28 compatible = "regulator-fixed";
29 regulator-name = "vdd33";
30 regulator-always-on;
31 };
32
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +010033};
34
35&omap3_pmx_core {
Matthias Bruggerbc0b8b72012-12-12 16:33:42 +010036 uart1_pins: pinmux_uart1_pins {
37 pinctrl-single,pins = <
Florian Vaussardbcd3cca2013-05-31 14:32:59 +020038 0x152 (PIN_INPUT | MUX_MODE0) /* uart1_rx.uart1_rx */
39 0x14c (PIN_OUTPUT |MUX_MODE0) /* uart1_tx.uart1_tx */
Matthias Bruggerbc0b8b72012-12-12 16:33:42 +010040 >;
41 };
42
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +010043 uart3_pins: pinmux_uart3_pins {
44 pinctrl-single,pins = <
Florian Vaussardbcd3cca2013-05-31 14:32:59 +020045 0x16e (PIN_INPUT | MUX_MODE0) /* uart3_rx.uart3_rx */
46 0x170 (PIN_OUTPUT | MUX_MODE0) /* uart3_tx.uart3_tx */
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +010047 >;
48 };
49
Enric Balletbo i Serra65399f02013-09-10 17:35:23 +020050 mcbsp2_pins: pinmux_mcbsp2_pins {
51 pinctrl-single,pins = <
52 0x10c (PIN_INPUT | MUX_MODE0) /* mcbsp2_fsx.mcbsp2_fsx */
53 0x10e (PIN_INPUT | MUX_MODE0) /* mcbsp2_clkx.mcbsp2_clkx */
54 0x110 (PIN_INPUT | MUX_MODE0) /* mcbsp2_dr.mcbsp2.dr */
55 0x112 (PIN_OUTPUT | MUX_MODE0) /* mcbsp2_dx.mcbsp2_dx */
56 >;
57 };
58
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +010059 mmc1_pins: pinmux_mmc1_pins {
60 pinctrl-single,pins = <
Florian Vaussardbcd3cca2013-05-31 14:32:59 +020061 0x114 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_clk.sdmmc1_clk */
62 0x116 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_cmd.sdmmc1_cmd */
63 0x118 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat0.sdmmc1_dat0 */
64 0x11a (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat1.sdmmc1_dat1 */
65 0x11c (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat2.sdmmc1_dat2 */
66 0x11e (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat3.sdmmc1_dat3 */
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +010067 >;
68 };
Javier Martinez Canillasd72b4412013-04-17 18:32:09 +020069
Enric Balletbo i Serra0e9fd772013-11-26 15:03:37 -080070 mmc2_pins: pinmux_mmc2_pins {
71 pinctrl-single,pins = <
72 0x128 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_clk.sdmmc2_clk */
73 0x12a (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_cmd.sdmmc2_cmd */
74 0x12c (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat0.sdmmc2_dat0 */
75 0x12e (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat1.sdmmc2_dat1 */
76 0x130 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat2.sdmmc2_dat2 */
77 0x132 (PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat3.sdmmc2_dat3 */
78 >;
79 };
80
Javier Martinez Canillasef139e12014-04-24 18:53:50 +020081 smsc9221_pins: pinmux_smsc9221_pins {
Javier Martinez Canillasd72b4412013-04-17 18:32:09 +020082 pinctrl-single,pins = <
Florian Vaussardbcd3cca2013-05-31 14:32:59 +020083 0x1a2 (PIN_INPUT | MUX_MODE4) /* mcspi1_cs2.gpio_176 */
Javier Martinez Canillasd72b4412013-04-17 18:32:09 +020084 >;
85 };
Javier Martinez Canillas00964a92013-06-20 16:42:30 +020086
Javier Martinez Canillasd526dae2013-11-26 15:03:37 -080087 i2c1_pins: pinmux_i2c1_pins {
88 pinctrl-single,pins = <
89 0x18a (PIN_INPUT | MUX_MODE0) /* i2c1_scl.i2c1_scl */
90 0x18c (PIN_INPUT | MUX_MODE0) /* i2c1_sda.i2c1_sda */
91 >;
92 };
93
Javier Martinez Canillasd526dae2013-11-26 15:03:37 -080094 i2c3_pins: pinmux_i2c3_pins {
95 pinctrl-single,pins = <
96 0x192 (PIN_INPUT | MUX_MODE0) /* i2c3_scl.i2c3_scl */
97 0x194 (PIN_INPUT | MUX_MODE0) /* i2c3_sda.i2c3_sda */
98 >;
99 };
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +0100100};
101
Enric Balletbo i Serrae170db32014-11-06 13:01:42 +0100102&gpmc {
103 nand@0,0 {
104 linux,mtd-name= "micron,mt29c4g96maz";
105 reg = <0 0 4>; /* CS0, offset 0, IO size 4 */
106 nand-bus-width = <16>;
107 gpmc,device-width = <2>;
108 ti,nand-ecc-opt = "bch8";
109
110 gpmc,sync-clk-ps = <0>;
111 gpmc,cs-on-ns = <0>;
112 gpmc,cs-rd-off-ns = <44>;
113 gpmc,cs-wr-off-ns = <44>;
114 gpmc,adv-on-ns = <6>;
115 gpmc,adv-rd-off-ns = <34>;
116 gpmc,adv-wr-off-ns = <44>;
117 gpmc,we-off-ns = <40>;
118 gpmc,oe-off-ns = <54>;
119 gpmc,access-ns = <64>;
120 gpmc,rd-cycle-ns = <82>;
121 gpmc,wr-cycle-ns = <82>;
122 gpmc,wr-access-ns = <40>;
123 gpmc,wr-data-mux-bus-ns = <0>;
124
125 #address-cells = <1>;
126 #size-cells = <1>;
127
128 partition@0 {
129 label = "SPL";
130 reg = <0 0x100000>;
131 };
132 partition@80000 {
133 label = "U-Boot";
134 reg = <0x100000 0x180000>;
135 };
136 partition@1c0000 {
137 label = "Environment";
138 reg = <0x280000 0x100000>;
139 };
140 partition@280000 {
141 label = "Kernel";
142 reg = <0x380000 0x300000>;
143 };
144 partition@780000 {
145 label = "Filesystem";
146 reg = <0x680000 0x1f980000>;
147 };
148 };
149};
150
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +0100151&i2c1 {
Javier Martinez Canillasd526dae2013-11-26 15:03:37 -0800152 pinctrl-names = "default";
153 pinctrl-0 = <&i2c1_pins>;
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +0100154 clock-frequency = <2600000>;
155
156 twl: twl@48 {
157 reg = <0x48>;
158 interrupts = <7>; /* SYS_NIRQ cascaded to intc */
159 interrupt-parent = <&intc>;
160
161 twl_audio: audio {
162 compatible = "ti,twl4030-audio";
163 codec {
164 };
165 };
166 };
167};
168
Florian Vaussard98ef79572013-05-31 14:32:55 +0200169#include "twl4030.dtsi"
Kevin Hilmanf9688452013-05-31 14:09:34 -0700170#include "twl4030_omap3.dtsi"
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +0100171
Javier Martinez Canillasd526dae2013-11-26 15:03:37 -0800172&i2c3 {
173 pinctrl-names = "default";
174 pinctrl-0 = <&i2c3_pins>;
175};
176
Enric Balletbo i Serra65399f02013-09-10 17:35:23 +0200177&mcbsp2 {
178 pinctrl-names = "default";
179 pinctrl-0 = <&mcbsp2_pins>;
Peter Ujfalusi726322c2014-01-24 10:19:05 +0200180 status = "okay";
Enric Balletbo i Serra65399f02013-09-10 17:35:23 +0200181};
182
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +0100183&mmc1 {
184 pinctrl-names = "default";
185 pinctrl-0 = <&mmc1_pins>;
186 vmmc-supply = <&vmmc1>;
187 vmmc_aux-supply = <&vsim>;
Enric Balletbo i Serra85591332013-11-26 15:03:36 -0800188 bus-width = <4>;
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +0100189};
190
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +0100191&mmc3 {
192 status = "disabled";
193};
194
Matthias Bruggerbc0b8b72012-12-12 16:33:42 +0100195&uart1 {
196 pinctrl-names = "default";
197 pinctrl-0 = <&uart1_pins>;
198};
199
Javier Martinez Canillas947fd0a2012-12-19 14:33:08 +0100200&uart3 {
201 pinctrl-names = "default";
202 pinctrl-0 = <&uart3_pins>;
203};
204
205&twl_gpio {
206 ti,use-leds;
207};
Javier Martinez Canillasaa496bd2013-10-07 17:12:23 +0200208
209&usb_otg_hs {
210 interface-type = <0>;
211 usb-phy = <&usb2_phy>;
212 phys = <&usb2_phy>;
213 phy-names = "usb2-phy";
214 mode = <3>;
215 power = <50>;
216};