Gitiles
Code Review Sign In
gerrit-public.fairphone.software / kernel / msm-5.4 / 2da2ca24a38f0200111e3b8823c08d02cb59d362 / . / arch / powerpc / kvm / book3s_hv_interrupts.S
blob: 82f2ff9410b6a3d398a290f2703a30b38b93ea10 [file] [log] [blame]
Paul Mackerrasde56a942011-06-29 00:21:34 +0000[diff] [blame]1/*
2 * This program is free software; you can redistribute it and/or modify
3 * it under the terms of the GNU General Public License, version 2, as
4 * published by the Free Software Foundation.
5 *
6 * This program is distributed in the hope that it will be useful,
7 * but WITHOUT ANY WARRANTY; without even the implied warranty of
8 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
9 * GNU General Public License for more details.
10 *
11 * You should have received a copy of the GNU General Public License
12 * along with this program; if not, write to the Free Software
13 * Foundation, 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
14 *
15 * Copyright 2011 Paul Mackerras, IBM Corp. <paulus@au1.ibm.com>
16 *
17 * Derived from book3s_interrupts.S, which is:
18 * Copyright SUSE Linux Products GmbH 2009
19 *
20 * Authors: Alexander Graf <agraf@suse.de>
21 */
22
23#include <asm/ppc_asm.h>
24#include <asm/kvm_asm.h>
25#include <asm/reg.h>
26#include <asm/page.h>
27#include <asm/asm-offsets.h>
28#include <asm/exception-64s.h>
29#include <asm/ppc-opcode.h>
30
31/*****************************************************************************
32 * *
33 * Guest entry / exit code that is in kernel module memory (vmalloc) *
34 * *
35 ****************************************************************************/
36
37/* Registers:
Paul Mackerrase0b7ec02014-01-08 21:25:20 +1100[diff] [blame]38 * none
Paul Mackerrasde56a942011-06-29 00:21:34 +0000[diff] [blame]39 */
40_GLOBAL(__kvmppc_vcore_entry)
41
42 /* Write correct stack frame */
43 mflr r0
44 std r0,PPC_LR_STKOFF(r1)
45
46 /* Save host state to the stack */
47 stdu r1, -SWITCH_FRAME_SIZE(r1)
48
Paul Mackerrasa5ddea02012-02-03 00:53:21 +0000[diff] [blame]49 /* Save non-volatile registers (r14 - r31) and CR */
Paul Mackerrasde56a942011-06-29 00:21:34 +0000[diff] [blame]50 SAVE_NVGPRS(r1)
Paul Mackerrasa5ddea02012-02-03 00:53:21 +0000[diff] [blame]51 mfcr r3
52 std r3, _CCR(r1)
Paul Mackerrasde56a942011-06-29 00:21:34 +0000[diff] [blame]53
54 /* Save host DSCR */
55 mfspr r3, SPRN_DSCR
56 std r3, HSTATE_DSCR(r13)
57
Michael Neulingeee7ff92014-01-08 21:25:19 +1100[diff] [blame]58BEGIN_FTR_SECTION
Paul Mackerrasde56a942011-06-29 00:21:34 +0000[diff] [blame]59 /* Save host DABR */
60 mfspr r3, SPRN_DABR
61 std r3, HSTATE_DABR(r13)
Michael Neulingeee7ff92014-01-08 21:25:19 +1100[diff] [blame]62END_FTR_SECTION_IFCLR(CPU_FTR_ARCH_207S)
Paul Mackerrasde56a942011-06-29 00:21:34 +0000[diff] [blame]63
Paul Mackerras89436332012-03-02 01:38:23 +0000[diff] [blame]64 /* Save host PMU registers */
Paul Mackerras72cde5a2014-03-25 10:47:08 +1100[diff] [blame]65BEGIN_FTR_SECTION
66 /* Work around P8 PMAE bug */
67 li r3, -1
68 clrrdi r3, r3, 10
69 mfspr r8, SPRN_MMCR2
70 mtspr SPRN_MMCR2, r3 /* freeze all counters using MMCR2 */
71 isync
72END_FTR_SECTION_IFSET(CPU_FTR_ARCH_207S)
Paul Mackerrasde56a942011-06-29 00:21:34 +0000[diff] [blame]73 li r3, 1
74 sldi r3, r3, 31 /* MMCR0_FC (freeze counters) bit */
75 mfspr r7, SPRN_MMCR0 /* save MMCR0 */
76 mtspr SPRN_MMCR0, r3 /* freeze all counters, disable interrupts */
Paul Mackerras89436332012-03-02 01:38:23 +0000[diff] [blame]77 mfspr r6, SPRN_MMCRA
Paul Mackerrasc17b98c2014-12-03 13:30:38 +1100[diff] [blame]78 /* Clear MMCRA in order to disable SDAR updates */
Paul Mackerras89436332012-03-02 01:38:23 +0000[diff] [blame]79 li r5, 0
80 mtspr SPRN_MMCRA, r5
Paul Mackerrasde56a942011-06-29 00:21:34 +0000[diff] [blame]81 isync
Nicholas Piggin8e0b634b2018-02-14 01:08:11 +1000[diff] [blame]82 lbz r5, PACA_PMCINUSE(r13) /* is the host using the PMU? */
Paul Mackerrasde56a942011-06-29 00:21:34 +0000[diff] [blame]83 cmpwi r5, 0
84 beq 31f /* skip if not */
85 mfspr r5, SPRN_MMCR1
Paul Mackerras72cde5a2014-03-25 10:47:08 +1100[diff] [blame]86 mfspr r9, SPRN_SIAR
87 mfspr r10, SPRN_SDAR
Michael Ellerman9a4fc4e2014-07-10 19:34:31 +1000[diff] [blame]88 std r7, HSTATE_MMCR0(r13)
89 std r5, HSTATE_MMCR1(r13)
90 std r6, HSTATE_MMCRA(r13)
91 std r9, HSTATE_SIAR(r13)
92 std r10, HSTATE_SDAR(r13)
Paul Mackerras72cde5a2014-03-25 10:47:08 +1100[diff] [blame]93BEGIN_FTR_SECTION
94 mfspr r9, SPRN_SIER
Michael Ellerman9a4fc4e2014-07-10 19:34:31 +1000[diff] [blame]95 std r8, HSTATE_MMCR2(r13)
96 std r9, HSTATE_SIER(r13)
Paul Mackerras72cde5a2014-03-25 10:47:08 +1100[diff] [blame]97END_FTR_SECTION_IFSET(CPU_FTR_ARCH_207S)
Paul Mackerrasde56a942011-06-29 00:21:34 +0000[diff] [blame]98 mfspr r3, SPRN_PMC1
99 mfspr r5, SPRN_PMC2
100 mfspr r6, SPRN_PMC3
101 mfspr r7, SPRN_PMC4
102 mfspr r8, SPRN_PMC5
103 mfspr r9, SPRN_PMC6
Michael Ellerman9a4fc4e2014-07-10 19:34:31 +1000[diff] [blame]104 stw r3, HSTATE_PMC1(r13)
105 stw r5, HSTATE_PMC2(r13)
106 stw r6, HSTATE_PMC3(r13)
107 stw r7, HSTATE_PMC4(r13)
108 stw r8, HSTATE_PMC5(r13)
109 stw r9, HSTATE_PMC6(r13)
Paul Mackerrasde56a942011-06-29 00:21:34 +0000[diff] [blame]11031:
111
112 /*
113 * Put whatever is in the decrementer into the
114 * hypervisor decrementer.
115 */
Paul Mackerras2f272462017-05-22 16:25:14 +1000[diff] [blame]116BEGIN_FTR_SECTION
117 ld r5, HSTATE_KVM_VCORE(r13)
118 ld r6, VCORE_KVM(r5)
119 ld r9, KVM_HOST_LPCR(r6)
120 andis. r9, r9, LPCR_LD@h
121END_FTR_SECTION_IFSET(CPU_FTR_ARCH_300)
Paul Mackerrasde56a942011-06-29 00:21:34 +0000[diff] [blame]122 mfspr r8,SPRN_DEC
123 mftb r7
Paul Mackerras2f272462017-05-22 16:25:14 +1000[diff] [blame]124BEGIN_FTR_SECTION
125 /* On POWER9, don't sign-extend if host LPCR[LD] bit is set */
126 bne 32f
127END_FTR_SECTION_IFSET(CPU_FTR_ARCH_300)
Paul Mackerrasde56a942011-06-29 00:21:34 +0000[diff] [blame]128 extsw r8,r8
Paul Mackerras2f272462017-05-22 16:25:14 +1000[diff] [blame]12932: mtspr SPRN_HDEC,r8
Paul Mackerrasde56a942011-06-29 00:21:34 +0000[diff] [blame]130 add r8,r8,r7
131 std r8,HSTATE_DECEXP(r13)
132
Paul Mackerrasde56a942011-06-29 00:21:34 +0000[diff] [blame]133 /* Jump to partition switch code */
Anton Blanchardb1576fe2014-02-04 16:04:35 +1100[diff] [blame]134 bl kvmppc_hv_entry_trampoline
Paul Mackerrasde56a942011-06-29 00:21:34 +0000[diff] [blame]135 nop
136
137/*
138 * We return here in virtual mode after the guest exits
139 * with something that we can't handle in real mode.
Paul Mackerras48e70b12018-04-19 11:49:51 +1000[diff] [blame]140 * Interrupts are still hard-disabled.
Paul Mackerrasde56a942011-06-29 00:21:34 +0000[diff] [blame]141 */
142
Paul Mackerrasde56a942011-06-29 00:21:34 +0000[diff] [blame]143 /*
144 * Register usage at this point:
145 *
146 * R1 = host R1
147 * R2 = host R2
Paul Mackerras8b24e692017-06-26 15:45:51 +1000[diff] [blame]148 * R3 = trap number on this thread
Paul Mackerrasde56a942011-06-29 00:21:34 +0000[diff] [blame]149 * R12 = exit handler id
150 * R13 = PACA
151 */
152
Paul Mackerrasa5ddea02012-02-03 00:53:21 +0000[diff] [blame]153 /* Restore non-volatile host registers (r14 - r31) and CR */
Paul Mackerrasde56a942011-06-29 00:21:34 +0000[diff] [blame]154 REST_NVGPRS(r1)
Paul Mackerrasa5ddea02012-02-03 00:53:21 +0000[diff] [blame]155 ld r4, _CCR(r1)
156 mtcr r4
Paul Mackerrasde56a942011-06-29 00:21:34 +0000[diff] [blame]157
158 addi r1, r1, SWITCH_FRAME_SIZE
159 ld r0, PPC_LR_STKOFF(r1)
160 mtlr r0
161 blr