blob: 0a407f79de01dd66e9a29e26514d80fa19e38aea [file] [log] [blame]
Tomas Winklera55360e2008-05-05 10:22:28 +08001/******************************************************************************
2 *
Reinette Chatre01f81622009-01-08 10:20:02 -08003 * Copyright(c) 2003 - 2009 Intel Corporation. All rights reserved.
Tomas Winklera55360e2008-05-05 10:22:28 +08004 *
5 * Portions of this file are derived from the ipw3945 project, as well
6 * as portions of the ieee80211 subsystem header files.
7 *
8 * This program is free software; you can redistribute it and/or modify it
9 * under the terms of version 2 of the GNU General Public License as
10 * published by the Free Software Foundation.
11 *
12 * This program is distributed in the hope that it will be useful, but WITHOUT
13 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
14 * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
15 * more details.
16 *
17 * You should have received a copy of the GNU General Public License along with
18 * this program; if not, write to the Free Software Foundation, Inc.,
19 * 51 Franklin Street, Fifth Floor, Boston, MA 02110, USA
20 *
21 * The full GNU General Public License is included in this distribution in the
22 * file called LICENSE.
23 *
24 * Contact Information:
Winkler, Tomas759ef892008-12-09 11:28:58 -080025 * Intel Linux Wireless <ilw@linux.intel.com>
Tomas Winklera55360e2008-05-05 10:22:28 +080026 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
27 *
28 *****************************************************************************/
29
Emmanuel Grumbach1781a072008-06-30 17:23:09 +080030#include <linux/etherdevice.h>
Tomas Winklera55360e2008-05-05 10:22:28 +080031#include <net/mac80211.h>
Tomas Winklera05ffd32008-07-10 14:28:42 +030032#include <asm/unaligned.h>
Tomas Winklera55360e2008-05-05 10:22:28 +080033#include "iwl-eeprom.h"
34#include "iwl-dev.h"
35#include "iwl-core.h"
36#include "iwl-sta.h"
37#include "iwl-io.h"
Tomas Winklerc1354752008-05-29 16:35:04 +080038#include "iwl-calib.h"
Tomas Winklera55360e2008-05-05 10:22:28 +080039#include "iwl-helpers.h"
40/************************** RX-FUNCTIONS ****************************/
41/*
42 * Rx theory of operation
43 *
44 * Driver allocates a circular buffer of Receive Buffer Descriptors (RBDs),
45 * each of which point to Receive Buffers to be filled by the NIC. These get
46 * used not only for Rx frames, but for any command response or notification
47 * from the NIC. The driver and NIC manage the Rx buffers by means
48 * of indexes into the circular buffer.
49 *
50 * Rx Queue Indexes
51 * The host/firmware share two index registers for managing the Rx buffers.
52 *
53 * The READ index maps to the first position that the firmware may be writing
54 * to -- the driver can read up to (but not including) this position and get
55 * good data.
56 * The READ index is managed by the firmware once the card is enabled.
57 *
58 * The WRITE index maps to the last position the driver has read from -- the
59 * position preceding WRITE is the last slot the firmware can place a packet.
60 *
61 * The queue is empty (no good data) if WRITE = READ - 1, and is full if
62 * WRITE = READ.
63 *
64 * During initialization, the host sets up the READ queue position to the first
65 * INDEX position, and WRITE to the last (READ - 1 wrapped)
66 *
67 * When the firmware places a packet in a buffer, it will advance the READ index
68 * and fire the RX interrupt. The driver can then query the READ index and
69 * process as many packets as possible, moving the WRITE index forward as it
70 * resets the Rx queue buffers with new memory.
71 *
72 * The management in the driver is as follows:
73 * + A list of pre-allocated SKBs is stored in iwl->rxq->rx_free. When
74 * iwl->rxq->free_count drops to or below RX_LOW_WATERMARK, work is scheduled
75 * to replenish the iwl->rxq->rx_free.
76 * + In iwl_rx_replenish (scheduled) if 'processed' != 'read' then the
77 * iwl->rxq is replenished and the READ INDEX is updated (updating the
78 * 'processed' and 'read' driver indexes as well)
79 * + A received packet is processed and handed to the kernel network stack,
80 * detached from the iwl->rxq. The driver 'processed' index is updated.
81 * + The Host/Firmware iwl->rxq is replenished at tasklet time from the rx_free
82 * list. If there are no allocated buffers in iwl->rxq->rx_free, the READ
83 * INDEX is not incremented and iwl->status(RX_STALLED) is set. If there
84 * were enough free buffers and RX_STALLED is set it is cleared.
85 *
86 *
87 * Driver sequence:
88 *
89 * iwl_rx_queue_alloc() Allocates rx_free
90 * iwl_rx_replenish() Replenishes rx_free list from rx_used, and calls
91 * iwl_rx_queue_restock
92 * iwl_rx_queue_restock() Moves available buffers from rx_free into Rx
93 * queue, updates firmware pointers, and updates
94 * the WRITE index. If insufficient rx_free buffers
95 * are available, schedules iwl_rx_replenish
96 *
97 * -- enable interrupts --
98 * ISR - iwl_rx() Detach iwl_rx_mem_buffers from pool up to the
99 * READ INDEX, detaching the SKB from the pool.
100 * Moves the packet buffer from queue to rx_used.
101 * Calls iwl_rx_queue_restock to refill any empty
102 * slots.
103 * ...
104 *
105 */
106
107/**
108 * iwl_rx_queue_space - Return number of free slots available in queue.
109 */
110int iwl_rx_queue_space(const struct iwl_rx_queue *q)
111{
112 int s = q->read - q->write;
113 if (s <= 0)
114 s += RX_QUEUE_SIZE;
115 /* keep some buffer to not confuse full and empty queue */
116 s -= 2;
117 if (s < 0)
118 s = 0;
119 return s;
120}
121EXPORT_SYMBOL(iwl_rx_queue_space);
122
123/**
124 * iwl_rx_queue_update_write_ptr - Update the write pointer for the RX queue
125 */
126int iwl_rx_queue_update_write_ptr(struct iwl_priv *priv, struct iwl_rx_queue *q)
127{
Tomas Winklera55360e2008-05-05 10:22:28 +0800128 unsigned long flags;
Winkler, Tomas141c43a2009-01-08 10:19:53 -0800129 u32 rx_wrt_ptr_reg = priv->hw_params.rx_wrt_ptr_reg;
130 u32 reg;
131 int ret = 0;
Tomas Winklera55360e2008-05-05 10:22:28 +0800132
133 spin_lock_irqsave(&q->lock, flags);
134
135 if (q->need_update == 0)
136 goto exit_unlock;
137
138 /* If power-saving is in use, make sure device is awake */
139 if (test_bit(STATUS_POWER_PMI, &priv->status)) {
140 reg = iwl_read32(priv, CSR_UCODE_DRV_GP1);
141
142 if (reg & CSR_UCODE_DRV_GP1_BIT_MAC_SLEEP) {
143 iwl_set_bit(priv, CSR_GP_CNTRL,
144 CSR_GP_CNTRL_REG_FLAG_MAC_ACCESS_REQ);
145 goto exit_unlock;
146 }
147
Mohamed Abbas4752c932009-05-22 11:01:51 -0700148 q->write_actual = (q->write & ~0x7);
149 iwl_write_direct32(priv, rx_wrt_ptr_reg, q->write_actual);
Tomas Winklera55360e2008-05-05 10:22:28 +0800150
151 /* Else device is assumed to be awake */
Winkler, Tomas141c43a2009-01-08 10:19:53 -0800152 } else {
Tomas Winklera55360e2008-05-05 10:22:28 +0800153 /* Device expects a multiple of 8 */
Mohamed Abbas4752c932009-05-22 11:01:51 -0700154 q->write_actual = (q->write & ~0x7);
155 iwl_write_direct32(priv, rx_wrt_ptr_reg, q->write_actual);
Winkler, Tomas141c43a2009-01-08 10:19:53 -0800156 }
Tomas Winklera55360e2008-05-05 10:22:28 +0800157
158 q->need_update = 0;
159
160 exit_unlock:
161 spin_unlock_irqrestore(&q->lock, flags);
162 return ret;
163}
164EXPORT_SYMBOL(iwl_rx_queue_update_write_ptr);
165/**
166 * iwl_dma_addr2rbd_ptr - convert a DMA address to a uCode read buffer ptr
167 */
168static inline __le32 iwl_dma_addr2rbd_ptr(struct iwl_priv *priv,
169 dma_addr_t dma_addr)
170{
171 return cpu_to_le32((u32)(dma_addr >> 8));
172}
173
174/**
175 * iwl_rx_queue_restock - refill RX queue from pre-allocated pool
176 *
177 * If there are slots in the RX queue that need to be restocked,
178 * and we have free pre-allocated buffers, fill the ranks as much
179 * as we can, pulling from rx_free.
180 *
181 * This moves the 'write' index forward to catch up with 'processed', and
182 * also updates the memory address in the firmware to reference the new
183 * target buffer.
184 */
185int iwl_rx_queue_restock(struct iwl_priv *priv)
186{
187 struct iwl_rx_queue *rxq = &priv->rxq;
188 struct list_head *element;
189 struct iwl_rx_mem_buffer *rxb;
190 unsigned long flags;
191 int write;
192 int ret = 0;
193
194 spin_lock_irqsave(&rxq->lock, flags);
195 write = rxq->write & ~0x7;
196 while ((iwl_rx_queue_space(rxq) > 0) && (rxq->free_count)) {
197 /* Get next free Rx buffer, remove from free list */
198 element = rxq->rx_free.next;
199 rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
200 list_del(element);
201
202 /* Point to Rx buffer via next RBD in circular buffer */
Zhu Yi2f301222009-10-09 17:19:45 +0800203 rxq->bd[rxq->write] = iwl_dma_addr2rbd_ptr(priv, rxb->page_dma);
Tomas Winklera55360e2008-05-05 10:22:28 +0800204 rxq->queue[rxq->write] = rxb;
205 rxq->write = (rxq->write + 1) & RX_QUEUE_MASK;
206 rxq->free_count--;
207 }
208 spin_unlock_irqrestore(&rxq->lock, flags);
209 /* If the pre-allocated buffer pool is dropping low, schedule to
210 * refill it */
211 if (rxq->free_count <= RX_LOW_WATERMARK)
212 queue_work(priv->workqueue, &priv->rx_replenish);
213
214
215 /* If we've added more space for the firmware to place data, tell it.
216 * Increment device's write pointer in multiples of 8. */
Mohamed Abbas4752c932009-05-22 11:01:51 -0700217 if (rxq->write_actual != (rxq->write & ~0x7)) {
Tomas Winklera55360e2008-05-05 10:22:28 +0800218 spin_lock_irqsave(&rxq->lock, flags);
219 rxq->need_update = 1;
220 spin_unlock_irqrestore(&rxq->lock, flags);
221 ret = iwl_rx_queue_update_write_ptr(priv, rxq);
222 }
223
224 return ret;
225}
226EXPORT_SYMBOL(iwl_rx_queue_restock);
227
228
229/**
230 * iwl_rx_replenish - Move all used packet from rx_used to rx_free
231 *
232 * When moving to rx_free an SKB is allocated for the slot.
233 *
234 * Also restock the Rx queue via iwl_rx_queue_restock.
235 * This is called as a scheduled work item (except for during initialization)
236 */
Mohamed Abbas4752c932009-05-22 11:01:51 -0700237void iwl_rx_allocate(struct iwl_priv *priv, gfp_t priority)
Tomas Winklera55360e2008-05-05 10:22:28 +0800238{
239 struct iwl_rx_queue *rxq = &priv->rxq;
240 struct list_head *element;
241 struct iwl_rx_mem_buffer *rxb;
Zhu Yi2f301222009-10-09 17:19:45 +0800242 struct page *page;
Tomas Winklera55360e2008-05-05 10:22:28 +0800243 unsigned long flags;
Zhu Yif1bc4ac2008-12-17 16:52:33 +0800244
245 while (1) {
246 spin_lock_irqsave(&rxq->lock, flags);
Reinette Chatrede0bd502009-09-11 10:38:12 -0700247 if (list_empty(&rxq->rx_used)) {
248 spin_unlock_irqrestore(&rxq->lock, flags);
249 return;
250 }
251 spin_unlock_irqrestore(&rxq->lock, flags);
252
Reinette Chatref82a9242009-09-17 10:43:56 -0700253 if (rxq->free_count > RX_LOW_WATERMARK)
254 priority |= __GFP_NOWARN;
Reinette Chatrede0bd502009-09-11 10:38:12 -0700255
Zhu Yi2f301222009-10-09 17:19:45 +0800256 if (priv->hw_params.rx_page_order > 0)
257 priority |= __GFP_COMP;
258
259 /* Alloc a new receive buffer */
260 page = alloc_pages(priority, priv->hw_params.rx_page_order);
261 if (!page) {
Reinette Chatref82a9242009-09-17 10:43:56 -0700262 if (net_ratelimit())
Zhu Yi2f301222009-10-09 17:19:45 +0800263 IWL_DEBUG_INFO(priv, "alloc_pages failed, "
264 "order: %d\n",
265 priv->hw_params.rx_page_order);
266
Reinette Chatref82a9242009-09-17 10:43:56 -0700267 if ((rxq->free_count <= RX_LOW_WATERMARK) &&
268 net_ratelimit())
Zhu Yi2f301222009-10-09 17:19:45 +0800269 IWL_CRIT(priv, "Failed to alloc_pages with %s. Only %u free buffers remaining.\n",
Reinette Chatref82a9242009-09-17 10:43:56 -0700270 priority == GFP_ATOMIC ? "GFP_ATOMIC" : "GFP_KERNEL",
271 rxq->free_count);
Reinette Chatrede0bd502009-09-11 10:38:12 -0700272 /* We don't reschedule replenish work here -- we will
273 * call the restock method and if it still needs
274 * more buffers it will schedule replenish */
Zhu Yi2f301222009-10-09 17:19:45 +0800275 return;
Reinette Chatrede0bd502009-09-11 10:38:12 -0700276 }
277
278 spin_lock_irqsave(&rxq->lock, flags);
Zhu Yif1bc4ac2008-12-17 16:52:33 +0800279
280 if (list_empty(&rxq->rx_used)) {
281 spin_unlock_irqrestore(&rxq->lock, flags);
Zhu Yi2f301222009-10-09 17:19:45 +0800282 __free_pages(page, priv->hw_params.rx_page_order);
Zhu Yif1bc4ac2008-12-17 16:52:33 +0800283 return;
284 }
Tomas Winklera55360e2008-05-05 10:22:28 +0800285 element = rxq->rx_used.next;
286 rxb = list_entry(element, struct iwl_rx_mem_buffer, list);
Zhu Yif1bc4ac2008-12-17 16:52:33 +0800287 list_del(element);
288
289 spin_unlock_irqrestore(&rxq->lock, flags);
Tomas Winklera55360e2008-05-05 10:22:28 +0800290
Zhu Yi2f301222009-10-09 17:19:45 +0800291 rxb->page = page;
292 /* Get physical address of the RB */
293 rxb->page_dma = pci_map_page(priv->pci_dev, page, 0,
294 PAGE_SIZE << priv->hw_params.rx_page_order,
295 PCI_DMA_FROMDEVICE);
Johannes Berg40185172008-11-18 01:47:21 +0100296 /* dma address must be no more than 36 bits */
Zhu Yi2f301222009-10-09 17:19:45 +0800297 BUG_ON(rxb->page_dma & ~DMA_BIT_MASK(36));
Johannes Berg40185172008-11-18 01:47:21 +0100298 /* and also 256 byte aligned! */
Zhu Yi2f301222009-10-09 17:19:45 +0800299 BUG_ON(rxb->page_dma & DMA_BIT_MASK(8));
Johannes Berg40185172008-11-18 01:47:21 +0100300
Zhu Yif1bc4ac2008-12-17 16:52:33 +0800301 spin_lock_irqsave(&rxq->lock, flags);
302
Tomas Winklera55360e2008-05-05 10:22:28 +0800303 list_add_tail(&rxb->list, &rxq->rx_free);
304 rxq->free_count++;
Zhu Yi2f301222009-10-09 17:19:45 +0800305 priv->alloc_rxb_page++;
Zhu Yif1bc4ac2008-12-17 16:52:33 +0800306
307 spin_unlock_irqrestore(&rxq->lock, flags);
Tomas Winklera55360e2008-05-05 10:22:28 +0800308 }
Tomas Winklera55360e2008-05-05 10:22:28 +0800309}
Tomas Winklera55360e2008-05-05 10:22:28 +0800310
311void iwl_rx_replenish(struct iwl_priv *priv)
312{
313 unsigned long flags;
314
Mohamed Abbas4752c932009-05-22 11:01:51 -0700315 iwl_rx_allocate(priv, GFP_KERNEL);
Tomas Winklera55360e2008-05-05 10:22:28 +0800316
317 spin_lock_irqsave(&priv->lock, flags);
318 iwl_rx_queue_restock(priv);
319 spin_unlock_irqrestore(&priv->lock, flags);
320}
321EXPORT_SYMBOL(iwl_rx_replenish);
322
Mohamed Abbas4752c932009-05-22 11:01:51 -0700323void iwl_rx_replenish_now(struct iwl_priv *priv)
324{
325 iwl_rx_allocate(priv, GFP_ATOMIC);
326
327 iwl_rx_queue_restock(priv);
328}
329EXPORT_SYMBOL(iwl_rx_replenish_now);
330
Tomas Winklera55360e2008-05-05 10:22:28 +0800331
332/* Assumes that the skb field of the buffers in 'pool' is kept accurate.
333 * If an SKB has been detached, the POOL needs to have its SKB set to NULL
334 * This free routine walks the list of POOL entries and if SKB is set to
335 * non NULL it is unmapped and freed
336 */
337void iwl_rx_queue_free(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
338{
339 int i;
340 for (i = 0; i < RX_QUEUE_SIZE + RX_FREE_BUFFERS; i++) {
Zhu Yi2f301222009-10-09 17:19:45 +0800341 if (rxq->pool[i].page != NULL) {
342 pci_unmap_page(priv->pci_dev, rxq->pool[i].page_dma,
343 PAGE_SIZE << priv->hw_params.rx_page_order,
344 PCI_DMA_FROMDEVICE);
345 __free_pages(rxq->pool[i].page,
346 priv->hw_params.rx_page_order);
347 rxq->pool[i].page = NULL;
348 priv->alloc_rxb_page--;
Tomas Winklera55360e2008-05-05 10:22:28 +0800349 }
350 }
351
352 pci_free_consistent(priv->pci_dev, 4 * RX_QUEUE_SIZE, rxq->bd,
353 rxq->dma_addr);
Winkler, Tomas8d864222008-11-07 09:58:39 -0800354 pci_free_consistent(priv->pci_dev, sizeof(struct iwl_rb_status),
355 rxq->rb_stts, rxq->rb_stts_dma);
Tomas Winklera55360e2008-05-05 10:22:28 +0800356 rxq->bd = NULL;
Winkler, Tomas8d864222008-11-07 09:58:39 -0800357 rxq->rb_stts = NULL;
Tomas Winklera55360e2008-05-05 10:22:28 +0800358}
359EXPORT_SYMBOL(iwl_rx_queue_free);
360
361int iwl_rx_queue_alloc(struct iwl_priv *priv)
362{
363 struct iwl_rx_queue *rxq = &priv->rxq;
364 struct pci_dev *dev = priv->pci_dev;
365 int i;
366
367 spin_lock_init(&rxq->lock);
368 INIT_LIST_HEAD(&rxq->rx_free);
369 INIT_LIST_HEAD(&rxq->rx_used);
370
371 /* Alloc the circular buffer of Read Buffer Descriptors (RBDs) */
372 rxq->bd = pci_alloc_consistent(dev, 4 * RX_QUEUE_SIZE, &rxq->dma_addr);
373 if (!rxq->bd)
Winkler, Tomas8d864222008-11-07 09:58:39 -0800374 goto err_bd;
375
376 rxq->rb_stts = pci_alloc_consistent(dev, sizeof(struct iwl_rb_status),
377 &rxq->rb_stts_dma);
378 if (!rxq->rb_stts)
379 goto err_rb;
Tomas Winklera55360e2008-05-05 10:22:28 +0800380
381 /* Fill the rx_used queue with _all_ of the Rx buffers */
382 for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++)
383 list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
384
385 /* Set us so that we have processed and used all buffers, but have
386 * not restocked the Rx queue with fresh buffers */
387 rxq->read = rxq->write = 0;
Mohamed Abbas4752c932009-05-22 11:01:51 -0700388 rxq->write_actual = 0;
Tomas Winklera55360e2008-05-05 10:22:28 +0800389 rxq->free_count = 0;
390 rxq->need_update = 0;
391 return 0;
Winkler, Tomas8d864222008-11-07 09:58:39 -0800392
393err_rb:
394 pci_free_consistent(priv->pci_dev, 4 * RX_QUEUE_SIZE, rxq->bd,
395 rxq->dma_addr);
396err_bd:
397 return -ENOMEM;
Tomas Winklera55360e2008-05-05 10:22:28 +0800398}
399EXPORT_SYMBOL(iwl_rx_queue_alloc);
400
401void iwl_rx_queue_reset(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
402{
403 unsigned long flags;
404 int i;
405 spin_lock_irqsave(&rxq->lock, flags);
406 INIT_LIST_HEAD(&rxq->rx_free);
407 INIT_LIST_HEAD(&rxq->rx_used);
408 /* Fill the rx_used queue with _all_ of the Rx buffers */
409 for (i = 0; i < RX_FREE_BUFFERS + RX_QUEUE_SIZE; i++) {
410 /* In the reset function, these buffers may have been allocated
411 * to an SKB, so we need to unmap and free potential storage */
Zhu Yi2f301222009-10-09 17:19:45 +0800412 if (rxq->pool[i].page != NULL) {
413 pci_unmap_page(priv->pci_dev, rxq->pool[i].page_dma,
414 PAGE_SIZE << priv->hw_params.rx_page_order,
415 PCI_DMA_FROMDEVICE);
416 priv->alloc_rxb_page--;
417 __free_pages(rxq->pool[i].page,
418 priv->hw_params.rx_page_order);
419 rxq->pool[i].page = NULL;
Tomas Winklera55360e2008-05-05 10:22:28 +0800420 }
421 list_add_tail(&rxq->pool[i].list, &rxq->rx_used);
422 }
423
424 /* Set us so that we have processed and used all buffers, but have
425 * not restocked the Rx queue with fresh buffers */
426 rxq->read = rxq->write = 0;
Mohamed Abbas4752c932009-05-22 11:01:51 -0700427 rxq->write_actual = 0;
Tomas Winklera55360e2008-05-05 10:22:28 +0800428 rxq->free_count = 0;
429 spin_unlock_irqrestore(&rxq->lock, flags);
430}
Tomas Winklera55360e2008-05-05 10:22:28 +0800431
Ron Rindjunsky1053d352008-05-05 10:22:43 +0800432int iwl_rx_init(struct iwl_priv *priv, struct iwl_rx_queue *rxq)
433{
Winkler, Tomas8cd519e2008-09-26 15:09:32 +0800434 u32 rb_size;
435 const u32 rfdnlog = RX_QUEUE_SIZE_LOG; /* 256 RBDs */
Mohamed Abbas0324c142009-05-22 11:01:53 -0700436 u32 rb_timeout = 0; /* FIXME: RX_RB_TIMEOUT for all devices? */
437
438 if (!priv->cfg->use_isr_legacy)
439 rb_timeout = RX_RB_TIMEOUT;
Ron Rindjunsky1053d352008-05-05 10:22:43 +0800440
Ron Rindjunsky1053d352008-05-05 10:22:43 +0800441 if (priv->cfg->mod_params->amsdu_size_8K)
442 rb_size = FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_8K;
443 else
444 rb_size = FH_RCSR_RX_CONFIG_REG_VAL_RB_SIZE_4K;
445
446 /* Stop Rx DMA */
447 iwl_write_direct32(priv, FH_MEM_RCSR_CHNL0_CONFIG_REG, 0);
448
449 /* Reset driver's Rx queue write index */
450 iwl_write_direct32(priv, FH_RSCSR_CHNL0_RBDCB_WPTR_REG, 0);
451
452 /* Tell device where to find RBD circular buffer in DRAM */
453 iwl_write_direct32(priv, FH_RSCSR_CHNL0_RBDCB_BASE_REG,
Winkler, Tomas8cd519e2008-09-26 15:09:32 +0800454 (u32)(rxq->dma_addr >> 8));
Ron Rindjunsky1053d352008-05-05 10:22:43 +0800455
456 /* Tell device where in DRAM to update its Rx status */
457 iwl_write_direct32(priv, FH_RSCSR_CHNL0_STTS_WPTR_REG,
Winkler, Tomas8d864222008-11-07 09:58:39 -0800458 rxq->rb_stts_dma >> 4);
Ron Rindjunsky1053d352008-05-05 10:22:43 +0800459
Winkler, Tomas8cd519e2008-09-26 15:09:32 +0800460 /* Enable Rx DMA
Tomas Winklera96a27f2008-10-23 23:48:56 -0700461 * FH_RCSR_CHNL0_RX_IGNORE_RXF_EMPTY is set because of HW bug in
Winkler, Tomas8cd519e2008-09-26 15:09:32 +0800462 * the credit mechanism in 5000 HW RX FIFO
463 * Direct rx interrupts to hosts
464 * Rx buffer size 4 or 8k
465 * RB timeout 0x10
466 * 256 RBDs
467 */
Ron Rindjunsky1053d352008-05-05 10:22:43 +0800468 iwl_write_direct32(priv, FH_MEM_RCSR_CHNL0_CONFIG_REG,
469 FH_RCSR_RX_CONFIG_CHNL_EN_ENABLE_VAL |
Winkler, Tomas8cd519e2008-09-26 15:09:32 +0800470 FH_RCSR_CHNL0_RX_IGNORE_RXF_EMPTY |
Ron Rindjunsky1053d352008-05-05 10:22:43 +0800471 FH_RCSR_CHNL0_RX_CONFIG_IRQ_DEST_INT_HOST_VAL |
Winkler, Tomas9f925932008-12-09 11:28:59 -0800472 FH_RCSR_CHNL0_RX_CONFIG_SINGLE_FRAME_MSK |
Winkler, Tomas8cd519e2008-09-26 15:09:32 +0800473 rb_size|
474 (rb_timeout << FH_RCSR_RX_CONFIG_REG_IRQ_RBTH_POS)|
475 (rfdnlog << FH_RCSR_RX_CONFIG_RBDCB_SIZE_POS));
Ron Rindjunsky1053d352008-05-05 10:22:43 +0800476
Winkler, Tomas8cd519e2008-09-26 15:09:32 +0800477 iwl_write32(priv, CSR_INT_COALESCING, 0x40);
478
Ron Rindjunsky1053d352008-05-05 10:22:43 +0800479 return 0;
480}
481
Tomas Winklerb3bbacb2008-05-29 16:35:01 +0800482int iwl_rxq_stop(struct iwl_priv *priv)
483{
Tomas Winklerb3bbacb2008-05-29 16:35:01 +0800484
485 /* stop Rx DMA */
486 iwl_write_direct32(priv, FH_MEM_RCSR_CHNL0_CONFIG_REG, 0);
Zhu, Yi73d7b5a2008-12-05 07:58:40 -0800487 iwl_poll_direct_bit(priv, FH_MEM_RSSR_RX_STATUS_REG,
488 FH_RSSR_CHNL0_RX_STATUS_CHNL_IDLE, 1000);
Tomas Winklerb3bbacb2008-05-29 16:35:01 +0800489
Tomas Winklerb3bbacb2008-05-29 16:35:01 +0800490 return 0;
491}
492EXPORT_SYMBOL(iwl_rxq_stop);
493
Tomas Winklerc1354752008-05-29 16:35:04 +0800494void iwl_rx_missed_beacon_notif(struct iwl_priv *priv,
495 struct iwl_rx_mem_buffer *rxb)
496
497{
Zhu Yi2f301222009-10-09 17:19:45 +0800498 struct iwl_rx_packet *pkt = rxb_addr(rxb);
Tomas Winkler2aa6ab82008-12-11 10:33:40 -0800499 struct iwl_missed_beacon_notif *missed_beacon;
Tomas Winklerc1354752008-05-29 16:35:04 +0800500
501 missed_beacon = &pkt->u.missed_beacon;
502 if (le32_to_cpu(missed_beacon->consequtive_missed_beacons) > 5) {
Tomas Winklere1623442009-01-27 14:27:56 -0800503 IWL_DEBUG_CALIB(priv, "missed bcn cnsq %d totl %d rcd %d expctd %d\n",
Tomas Winklerc1354752008-05-29 16:35:04 +0800504 le32_to_cpu(missed_beacon->consequtive_missed_beacons),
505 le32_to_cpu(missed_beacon->total_missed_becons),
506 le32_to_cpu(missed_beacon->num_recvd_beacons),
507 le32_to_cpu(missed_beacon->num_expected_beacons));
508 if (!test_bit(STATUS_SCANNING, &priv->status))
509 iwl_init_sensitivity(priv);
510 }
Tomas Winklerc1354752008-05-29 16:35:04 +0800511}
512EXPORT_SYMBOL(iwl_rx_missed_beacon_notif);
Emmanuel Grumbach8f91aec2008-06-30 17:23:07 +0800513
514
515/* Calculate noise level, based on measurements during network silence just
516 * before arriving beacon. This measurement can be done only if we know
517 * exactly when to expect beacons, therefore only when we're associated. */
518static void iwl_rx_calc_noise(struct iwl_priv *priv)
519{
520 struct statistics_rx_non_phy *rx_info
521 = &(priv->statistics.rx.general);
522 int num_active_rx = 0;
523 int total_silence = 0;
524 int bcn_silence_a =
525 le32_to_cpu(rx_info->beacon_silence_rssi_a) & IN_BAND_FILTER;
526 int bcn_silence_b =
527 le32_to_cpu(rx_info->beacon_silence_rssi_b) & IN_BAND_FILTER;
528 int bcn_silence_c =
529 le32_to_cpu(rx_info->beacon_silence_rssi_c) & IN_BAND_FILTER;
530
531 if (bcn_silence_a) {
532 total_silence += bcn_silence_a;
533 num_active_rx++;
534 }
535 if (bcn_silence_b) {
536 total_silence += bcn_silence_b;
537 num_active_rx++;
538 }
539 if (bcn_silence_c) {
540 total_silence += bcn_silence_c;
541 num_active_rx++;
542 }
543
544 /* Average among active antennas */
545 if (num_active_rx)
546 priv->last_rx_noise = (total_silence / num_active_rx) - 107;
547 else
548 priv->last_rx_noise = IWL_NOISE_MEAS_NOT_AVAILABLE;
549
Tomas Winklere1623442009-01-27 14:27:56 -0800550 IWL_DEBUG_CALIB(priv, "inband silence a %u, b %u, c %u, dBm %d\n",
Emmanuel Grumbach8f91aec2008-06-30 17:23:07 +0800551 bcn_silence_a, bcn_silence_b, bcn_silence_c,
552 priv->last_rx_noise);
553}
554
Wey-Yi Guy92a35bd2009-10-09 13:20:29 -0700555#ifdef CONFIG_IWLWIFI_DEBUG
556/*
557 * based on the assumption of all statistics counter are in DWORD
558 * FIXME: This function is for debugging, do not deal with
559 * the case of counters roll-over.
560 */
561static void iwl_accumulative_statistics(struct iwl_priv *priv,
562 __le32 *stats)
563{
564 int i;
565 __le32 *prev_stats;
566 u32 *accum_stats;
567
568 prev_stats = (__le32 *)&priv->statistics;
569 accum_stats = (u32 *)&priv->accum_statistics;
570
571 for (i = sizeof(__le32); i < sizeof(struct iwl_notif_statistics);
572 i += sizeof(__le32), stats++, prev_stats++, accum_stats++)
573 if (le32_to_cpu(*stats) > le32_to_cpu(*prev_stats))
574 *accum_stats += (le32_to_cpu(*stats) -
575 le32_to_cpu(*prev_stats));
576
577 /* reset accumulative statistics for "no-counter" type statistics */
578 priv->accum_statistics.general.temperature =
579 priv->statistics.general.temperature;
580 priv->accum_statistics.general.temperature_m =
581 priv->statistics.general.temperature_m;
582 priv->accum_statistics.general.ttl_timestamp =
583 priv->statistics.general.ttl_timestamp;
584 priv->accum_statistics.tx.tx_power.ant_a =
585 priv->statistics.tx.tx_power.ant_a;
586 priv->accum_statistics.tx.tx_power.ant_b =
587 priv->statistics.tx.tx_power.ant_b;
588 priv->accum_statistics.tx.tx_power.ant_c =
589 priv->statistics.tx.tx_power.ant_c;
590}
591#endif
592
Emmanuel Grumbach8f91aec2008-06-30 17:23:07 +0800593#define REG_RECALIB_PERIOD (60)
594
595void iwl_rx_statistics(struct iwl_priv *priv,
596 struct iwl_rx_mem_buffer *rxb)
597{
Zhu Yi52256402008-06-30 17:23:31 +0800598 int change;
Zhu Yi2f301222009-10-09 17:19:45 +0800599 struct iwl_rx_packet *pkt = rxb_addr(rxb);
Emmanuel Grumbach8f91aec2008-06-30 17:23:07 +0800600
Tomas Winklere1623442009-01-27 14:27:56 -0800601 IWL_DEBUG_RX(priv, "Statistics notification received (%d vs %d).\n",
Daniel C Halperin396887a2009-08-13 13:31:01 -0700602 (int)sizeof(priv->statistics),
603 le32_to_cpu(pkt->len_n_flags) & FH_RSCSR_FRAME_SIZE_MSK);
Emmanuel Grumbach8f91aec2008-06-30 17:23:07 +0800604
Zhu Yi52256402008-06-30 17:23:31 +0800605 change = ((priv->statistics.general.temperature !=
606 pkt->u.stats.general.temperature) ||
607 ((priv->statistics.flag &
Wey-Yi Guy7aafef12009-08-07 15:41:38 -0700608 STATISTICS_REPLY_FLG_HT40_MODE_MSK) !=
609 (pkt->u.stats.flag & STATISTICS_REPLY_FLG_HT40_MODE_MSK)));
Zhu Yi52256402008-06-30 17:23:31 +0800610
Wey-Yi Guy92a35bd2009-10-09 13:20:29 -0700611#ifdef CONFIG_IWLWIFI_DEBUG
612 iwl_accumulative_statistics(priv, (__le32 *)&pkt->u.stats);
613#endif
Emmanuel Grumbach8f91aec2008-06-30 17:23:07 +0800614 memcpy(&priv->statistics, &pkt->u.stats, sizeof(priv->statistics));
615
616 set_bit(STATUS_STATISTICS, &priv->status);
617
618 /* Reschedule the statistics timer to occur in
619 * REG_RECALIB_PERIOD seconds to ensure we get a
620 * thermal update even if the uCode doesn't give
621 * us one */
622 mod_timer(&priv->statistics_periodic, jiffies +
623 msecs_to_jiffies(REG_RECALIB_PERIOD * 1000));
624
625 if (unlikely(!test_bit(STATUS_SCANNING, &priv->status)) &&
626 (pkt->hdr.cmd == STATISTICS_NOTIFICATION)) {
627 iwl_rx_calc_noise(priv);
628 queue_work(priv->workqueue, &priv->run_time_calib_work);
629 }
630
631 iwl_leds_background(priv);
632
Wey-Yi Guy62161ae2009-05-21 13:44:23 -0700633 if (priv->cfg->ops->lib->temp_ops.temperature && change)
634 priv->cfg->ops->lib->temp_ops.temperature(priv);
Emmanuel Grumbach8f91aec2008-06-30 17:23:07 +0800635}
636EXPORT_SYMBOL(iwl_rx_statistics);
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800637
638#define PERFECT_RSSI (-20) /* dBm */
639#define WORST_RSSI (-95) /* dBm */
640#define RSSI_RANGE (PERFECT_RSSI - WORST_RSSI)
641
642/* Calculate an indication of rx signal quality (a percentage, not dBm!).
643 * See http://www.ces.clemson.edu/linux/signal_quality.shtml for info
644 * about formulas used below. */
645static int iwl_calc_sig_qual(int rssi_dbm, int noise_dbm)
646{
647 int sig_qual;
648 int degradation = PERFECT_RSSI - rssi_dbm;
649
650 /* If we get a noise measurement, use signal-to-noise ratio (SNR)
651 * as indicator; formula is (signal dbm - noise dbm).
652 * SNR at or above 40 is a great signal (100%).
653 * Below that, scale to fit SNR of 0 - 40 dB within 0 - 100% indicator.
654 * Weakest usable signal is usually 10 - 15 dB SNR. */
655 if (noise_dbm) {
656 if (rssi_dbm - noise_dbm >= 40)
657 return 100;
658 else if (rssi_dbm < noise_dbm)
659 return 0;
660 sig_qual = ((rssi_dbm - noise_dbm) * 5) / 2;
661
662 /* Else use just the signal level.
663 * This formula is a least squares fit of data points collected and
664 * compared with a reference system that had a percentage (%) display
665 * for signal quality. */
666 } else
667 sig_qual = (100 * (RSSI_RANGE * RSSI_RANGE) - degradation *
668 (15 * RSSI_RANGE + 62 * degradation)) /
669 (RSSI_RANGE * RSSI_RANGE);
670
671 if (sig_qual > 100)
672 sig_qual = 100;
673 else if (sig_qual < 1)
674 sig_qual = 0;
675
676 return sig_qual;
677}
678
Halperin, Daniel C00e540b2008-12-05 07:58:36 -0800679/* Calc max signal level (dBm) among 3 possible receivers */
680static inline int iwl_calc_rssi(struct iwl_priv *priv,
681 struct iwl_rx_phy_res *rx_resp)
682{
683 return priv->cfg->ops->utils->calc_rssi(priv, rx_resp);
684}
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800685
Halperin, Daniel C00e540b2008-12-05 07:58:36 -0800686#ifdef CONFIG_IWLWIFI_DEBUG
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800687/**
688 * iwl_dbg_report_frame - dump frame to syslog during debug sessions
689 *
690 * You may hack this function to show different aspects of received frames,
691 * including selective frame dumps.
Halperin, Daniel C00e540b2008-12-05 07:58:36 -0800692 * group100 parameter selects whether to show 1 out of 100 good data frames.
693 * All beacon and probe response frames are printed.
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800694 */
695static void iwl_dbg_report_frame(struct iwl_priv *priv,
Halperin, Daniel C00e540b2008-12-05 07:58:36 -0800696 struct iwl_rx_phy_res *phy_res, u16 length,
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800697 struct ieee80211_hdr *header, int group100)
698{
699 u32 to_us;
700 u32 print_summary = 0;
701 u32 print_dump = 0; /* set to 1 to dump all frames' contents */
702 u32 hundred = 0;
703 u32 dataframe = 0;
704 __le16 fc;
705 u16 seq_ctl;
706 u16 channel;
707 u16 phy_flags;
Halperin, Daniel C00e540b2008-12-05 07:58:36 -0800708 u32 rate_n_flags;
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800709 u32 tsf_low;
Halperin, Daniel C00e540b2008-12-05 07:58:36 -0800710 int rssi;
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800711
Reinette Chatre3d816c72009-08-07 15:41:37 -0700712 if (likely(!(iwl_get_debug_level(priv) & IWL_DL_RX)))
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800713 return;
714
715 /* MAC header */
716 fc = header->frame_control;
717 seq_ctl = le16_to_cpu(header->seq_ctrl);
718
719 /* metadata */
Halperin, Daniel C00e540b2008-12-05 07:58:36 -0800720 channel = le16_to_cpu(phy_res->channel);
721 phy_flags = le16_to_cpu(phy_res->phy_flags);
722 rate_n_flags = le32_to_cpu(phy_res->rate_n_flags);
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800723
724 /* signal statistics */
Halperin, Daniel C00e540b2008-12-05 07:58:36 -0800725 rssi = iwl_calc_rssi(priv, phy_res);
726 tsf_low = le64_to_cpu(phy_res->timestamp) & 0x0ffffffff;
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800727
728 to_us = !compare_ether_addr(header->addr1, priv->mac_addr);
729
730 /* if data frame is to us and all is good,
731 * (optionally) print summary for only 1 out of every 100 */
732 if (to_us && (fc & ~cpu_to_le16(IEEE80211_FCTL_PROTECTED)) ==
733 cpu_to_le16(IEEE80211_FCTL_FROMDS | IEEE80211_FTYPE_DATA)) {
734 dataframe = 1;
735 if (!group100)
736 print_summary = 1; /* print each frame */
737 else if (priv->framecnt_to_us < 100) {
738 priv->framecnt_to_us++;
739 print_summary = 0;
740 } else {
741 priv->framecnt_to_us = 0;
742 print_summary = 1;
743 hundred = 1;
744 }
745 } else {
746 /* print summary for all other frames */
747 print_summary = 1;
748 }
749
750 if (print_summary) {
751 char *title;
752 int rate_idx;
753 u32 bitrate;
754
755 if (hundred)
756 title = "100Frames";
757 else if (ieee80211_has_retry(fc))
758 title = "Retry";
759 else if (ieee80211_is_assoc_resp(fc))
760 title = "AscRsp";
761 else if (ieee80211_is_reassoc_resp(fc))
762 title = "RasRsp";
763 else if (ieee80211_is_probe_resp(fc)) {
764 title = "PrbRsp";
765 print_dump = 1; /* dump frame contents */
766 } else if (ieee80211_is_beacon(fc)) {
767 title = "Beacon";
768 print_dump = 1; /* dump frame contents */
769 } else if (ieee80211_is_atim(fc))
770 title = "ATIM";
771 else if (ieee80211_is_auth(fc))
772 title = "Auth";
773 else if (ieee80211_is_deauth(fc))
774 title = "DeAuth";
775 else if (ieee80211_is_disassoc(fc))
776 title = "DisAssoc";
777 else
778 title = "Frame";
779
Halperin, Daniel C00e540b2008-12-05 07:58:36 -0800780 rate_idx = iwl_hwrate_to_plcp_idx(rate_n_flags);
781 if (unlikely((rate_idx < 0) || (rate_idx >= IWL_RATE_COUNT))) {
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800782 bitrate = 0;
Halperin, Daniel C00e540b2008-12-05 07:58:36 -0800783 WARN_ON_ONCE(1);
784 } else {
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800785 bitrate = iwl_rates[rate_idx].ieee / 2;
Halperin, Daniel C00e540b2008-12-05 07:58:36 -0800786 }
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800787
788 /* print frame summary.
789 * MAC addresses show just the last byte (for brevity),
790 * but you can hack it to show more, if you'd like to. */
791 if (dataframe)
Tomas Winklere1623442009-01-27 14:27:56 -0800792 IWL_DEBUG_RX(priv, "%s: mhd=0x%04x, dst=0x%02x, "
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800793 "len=%u, rssi=%d, chnl=%d, rate=%u, \n",
794 title, le16_to_cpu(fc), header->addr1[5],
795 length, rssi, channel, bitrate);
796 else {
797 /* src/dst addresses assume managed mode */
Tomas Winklere1623442009-01-27 14:27:56 -0800798 IWL_DEBUG_RX(priv, "%s: 0x%04x, dst=0x%02x, src=0x%02x, "
Halperin, Daniel C00e540b2008-12-05 07:58:36 -0800799 "len=%u, rssi=%d, tim=%lu usec, "
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800800 "phy=0x%02x, chnl=%d\n",
801 title, le16_to_cpu(fc), header->addr1[5],
Halperin, Daniel C00e540b2008-12-05 07:58:36 -0800802 header->addr3[5], length, rssi,
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800803 tsf_low - priv->scan_start_tsf,
804 phy_flags, channel);
805 }
806 }
807 if (print_dump)
Reinette Chatre3d816c72009-08-07 15:41:37 -0700808 iwl_print_hex_dump(priv, IWL_DL_RX, header, length);
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800809}
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800810#endif
811
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800812/*
813 * returns non-zero if packet should be dropped
814 */
Samuel Ortiz8ccde882009-01-27 14:27:52 -0800815int iwl_set_decrypted_flag(struct iwl_priv *priv,
816 struct ieee80211_hdr *hdr,
817 u32 decrypt_res,
818 struct ieee80211_rx_status *stats)
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800819{
820 u16 fc = le16_to_cpu(hdr->frame_control);
821
822 if (priv->active_rxon.filter_flags & RXON_FILTER_DIS_DECRYPT_MSK)
823 return 0;
824
825 if (!(fc & IEEE80211_FCTL_PROTECTED))
826 return 0;
827
Tomas Winklere1623442009-01-27 14:27:56 -0800828 IWL_DEBUG_RX(priv, "decrypt_res:0x%x\n", decrypt_res);
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800829 switch (decrypt_res & RX_RES_STATUS_SEC_TYPE_MSK) {
830 case RX_RES_STATUS_SEC_TYPE_TKIP:
831 /* The uCode has got a bad phase 1 Key, pushes the packet.
832 * Decryption will be done in SW. */
833 if ((decrypt_res & RX_RES_STATUS_DECRYPT_TYPE_MSK) ==
834 RX_RES_STATUS_BAD_KEY_TTAK)
835 break;
836
837 case RX_RES_STATUS_SEC_TYPE_WEP:
838 if ((decrypt_res & RX_RES_STATUS_DECRYPT_TYPE_MSK) ==
839 RX_RES_STATUS_BAD_ICV_MIC) {
840 /* bad ICV, the packet is destroyed since the
841 * decryption is inplace, drop it */
Tomas Winklere1623442009-01-27 14:27:56 -0800842 IWL_DEBUG_RX(priv, "Packet destroyed\n");
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800843 return -1;
844 }
845 case RX_RES_STATUS_SEC_TYPE_CCMP:
846 if ((decrypt_res & RX_RES_STATUS_DECRYPT_TYPE_MSK) ==
847 RX_RES_STATUS_DECRYPT_OK) {
Tomas Winklere1623442009-01-27 14:27:56 -0800848 IWL_DEBUG_RX(priv, "hw decrypt successfully!!!\n");
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800849 stats->flag |= RX_FLAG_DECRYPTED;
850 }
851 break;
852
853 default:
854 break;
855 }
856 return 0;
857}
Samuel Ortiz8ccde882009-01-27 14:27:52 -0800858EXPORT_SYMBOL(iwl_set_decrypted_flag);
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800859
860static u32 iwl_translate_rx_status(struct iwl_priv *priv, u32 decrypt_in)
861{
862 u32 decrypt_out = 0;
863
864 if ((decrypt_in & RX_RES_STATUS_STATION_FOUND) ==
865 RX_RES_STATUS_STATION_FOUND)
866 decrypt_out |= (RX_RES_STATUS_STATION_FOUND |
867 RX_RES_STATUS_NO_STATION_INFO_MISMATCH);
868
869 decrypt_out |= (decrypt_in & RX_RES_STATUS_SEC_TYPE_MSK);
870
871 /* packet was not encrypted */
872 if ((decrypt_in & RX_RES_STATUS_SEC_TYPE_MSK) ==
873 RX_RES_STATUS_SEC_TYPE_NONE)
874 return decrypt_out;
875
876 /* packet was encrypted with unknown alg */
877 if ((decrypt_in & RX_RES_STATUS_SEC_TYPE_MSK) ==
878 RX_RES_STATUS_SEC_TYPE_ERR)
879 return decrypt_out;
880
881 /* decryption was not done in HW */
882 if ((decrypt_in & RX_MPDU_RES_STATUS_DEC_DONE_MSK) !=
883 RX_MPDU_RES_STATUS_DEC_DONE_MSK)
884 return decrypt_out;
885
886 switch (decrypt_in & RX_RES_STATUS_SEC_TYPE_MSK) {
887
888 case RX_RES_STATUS_SEC_TYPE_CCMP:
889 /* alg is CCM: check MIC only */
890 if (!(decrypt_in & RX_MPDU_RES_STATUS_MIC_OK))
891 /* Bad MIC */
892 decrypt_out |= RX_RES_STATUS_BAD_ICV_MIC;
893 else
894 decrypt_out |= RX_RES_STATUS_DECRYPT_OK;
895
896 break;
897
898 case RX_RES_STATUS_SEC_TYPE_TKIP:
899 if (!(decrypt_in & RX_MPDU_RES_STATUS_TTAK_OK)) {
900 /* Bad TTAK */
901 decrypt_out |= RX_RES_STATUS_BAD_KEY_TTAK;
902 break;
903 }
904 /* fall through if TTAK OK */
905 default:
906 if (!(decrypt_in & RX_MPDU_RES_STATUS_ICV_OK))
907 decrypt_out |= RX_RES_STATUS_BAD_ICV_MIC;
908 else
909 decrypt_out |= RX_RES_STATUS_DECRYPT_OK;
910 break;
911 };
912
Tomas Winklere1623442009-01-27 14:27:56 -0800913 IWL_DEBUG_RX(priv, "decrypt_in:0x%x decrypt_out = 0x%x\n",
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800914 decrypt_in, decrypt_out);
915
916 return decrypt_out;
917}
918
Emmanuel Grumbach4b8817b2008-06-30 17:23:10 +0800919static void iwl_pass_packet_to_mac80211(struct iwl_priv *priv,
Daniel C Halperin9f30e042009-08-13 13:30:56 -0700920 struct ieee80211_hdr *hdr,
921 u16 len,
922 u32 ampdu_status,
923 struct iwl_rx_mem_buffer *rxb,
924 struct ieee80211_rx_status *stats)
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800925{
Zhu Yi2f301222009-10-09 17:19:45 +0800926 struct sk_buff *skb;
927 int ret = 0;
928
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800929 /* We only process data packets if the interface is open */
930 if (unlikely(!priv->is_open)) {
Tomas Winklere1623442009-01-27 14:27:56 -0800931 IWL_DEBUG_DROP_LIMIT(priv,
932 "Dropping packet while interface is not open.\n");
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800933 return;
934 }
935
Daniel C Halperin9f30e042009-08-13 13:30:56 -0700936 /* In case of HW accelerated crypto and bad decryption, drop */
Tomas Winkler90e8e422009-06-19 13:52:42 -0700937 if (!priv->cfg->mod_params->sw_crypto &&
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800938 iwl_set_decrypted_flag(priv, hdr, ampdu_status, stats))
939 return;
940
Zhu Yi2f301222009-10-09 17:19:45 +0800941 skb = alloc_skb(IWL_LINK_HDR_MAX, GFP_ATOMIC);
942 if (!skb) {
943 IWL_ERR(priv, "alloc_skb failed\n");
944 return;
945 }
946
947 skb_add_rx_frag(skb, 0, rxb->page, (void *)hdr - rxb_addr(rxb), len);
948
949 /* mac80211 currently doesn't support paged SKB. Convert it to
950 * linear SKB for management frame and data frame requires
951 * software decryption or software defragementation. */
952 if (ieee80211_is_mgmt(hdr->frame_control) ||
953 ieee80211_has_protected(hdr->frame_control) ||
954 ieee80211_has_morefrags(hdr->frame_control) ||
955 le16_to_cpu(hdr->seq_ctrl) & IEEE80211_SCTL_FRAG)
956 ret = skb_linearize(skb);
957 else
958 ret = __pskb_pull_tail(skb, min_t(u16, IWL_LINK_HDR_MAX, len)) ?
959 0 : -ENOMEM;
960
961 if (ret) {
962 kfree_skb(skb);
963 goto out;
964 }
Daniel C Halperin9f30e042009-08-13 13:30:56 -0700965
Wey-Yi Guy22fdf3c2009-08-07 15:41:40 -0700966 iwl_update_stats(priv, false, hdr->frame_control, len);
Zhu Yi2f301222009-10-09 17:19:45 +0800967 memcpy(IEEE80211_SKB_RXCB(skb), stats, sizeof(*stats));
968
969 ieee80211_rx(priv->hw, skb);
970 out:
971 priv->alloc_rxb_page--;
972 rxb->page = NULL;
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800973}
974
Emmanuel Grumbach4b8817b2008-06-30 17:23:10 +0800975/* This is necessary only for a number of statistics, see the caller. */
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800976static int iwl_is_network_packet(struct iwl_priv *priv,
977 struct ieee80211_hdr *header)
978{
979 /* Filter incoming packets to determine if they are targeted toward
980 * this network, discarding packets coming from ourselves */
981 switch (priv->iw_mode) {
Johannes Berg05c914f2008-09-11 00:01:58 +0200982 case NL80211_IFTYPE_ADHOC: /* Header: Dest. | Source | BSSID */
Emmanuel Grumbach4b8817b2008-06-30 17:23:10 +0800983 /* packets to our IBSS update information */
984 return !compare_ether_addr(header->addr3, priv->bssid);
Johannes Berg05c914f2008-09-11 00:01:58 +0200985 case NL80211_IFTYPE_STATION: /* Header: Dest. | AP{BSSID} | Source */
Emmanuel Grumbach4b8817b2008-06-30 17:23:10 +0800986 /* packets to our IBSS update information */
987 return !compare_ether_addr(header->addr2, priv->bssid);
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800988 default:
Emmanuel Grumbach4b8817b2008-06-30 17:23:10 +0800989 return 1;
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800990 }
Emmanuel Grumbach1781a072008-06-30 17:23:09 +0800991}
992
993/* Called for REPLY_RX (legacy ABG frames), or
994 * REPLY_RX_MPDU_CMD (HT high-throughput N frames). */
995void iwl_rx_reply_rx(struct iwl_priv *priv,
996 struct iwl_rx_mem_buffer *rxb)
997{
998 struct ieee80211_hdr *header;
999 struct ieee80211_rx_status rx_status;
Zhu Yi2f301222009-10-09 17:19:45 +08001000 struct iwl_rx_packet *pkt = rxb_addr(rxb);
Daniel C Halperin9f30e042009-08-13 13:30:56 -07001001 struct iwl_rx_phy_res *phy_res;
1002 __le32 rx_pkt_status;
1003 struct iwl4965_rx_mpdu_res_start *amsdu;
1004 u32 len;
1005 u32 ampdu_status;
Emmanuel Grumbach1781a072008-06-30 17:23:09 +08001006 u16 fc;
Daniel C Halperinc5f8cdb2009-08-21 13:34:21 -07001007 u32 rate_n_flags;
Emmanuel Grumbach1781a072008-06-30 17:23:09 +08001008
Daniel C Halperin9f30e042009-08-13 13:30:56 -07001009 /**
1010 * REPLY_RX and REPLY_RX_MPDU_CMD are handled differently.
1011 * REPLY_RX: physical layer info is in this buffer
1012 * REPLY_RX_MPDU_CMD: physical layer info was sent in separate
1013 * command and cached in priv->last_phy_res
1014 *
1015 * Here we set up local variables depending on which command is
1016 * received.
1017 */
1018 if (pkt->hdr.cmd == REPLY_RX) {
1019 phy_res = (struct iwl_rx_phy_res *)pkt->u.raw;
1020 header = (struct ieee80211_hdr *)(pkt->u.raw + sizeof(*phy_res)
1021 + phy_res->cfg_phy_cnt);
1022
1023 len = le16_to_cpu(phy_res->byte_count);
1024 rx_pkt_status = *(__le32 *)(pkt->u.raw + sizeof(*phy_res) +
1025 phy_res->cfg_phy_cnt + len);
1026 ampdu_status = le32_to_cpu(rx_pkt_status);
1027 } else {
1028 if (!priv->last_phy_res[0]) {
1029 IWL_ERR(priv, "MPDU frame without cached PHY data\n");
1030 return;
1031 }
1032 phy_res = (struct iwl_rx_phy_res *)&priv->last_phy_res[1];
1033 amsdu = (struct iwl4965_rx_mpdu_res_start *)pkt->u.raw;
1034 header = (struct ieee80211_hdr *)(pkt->u.raw + sizeof(*amsdu));
1035 len = le16_to_cpu(amsdu->byte_count);
1036 rx_pkt_status = *(__le32 *)(pkt->u.raw + sizeof(*amsdu) + len);
1037 ampdu_status = iwl_translate_rx_status(priv,
1038 le32_to_cpu(rx_pkt_status));
1039 }
1040
1041 if ((unlikely(phy_res->cfg_phy_cnt > 20))) {
1042 IWL_DEBUG_DROP(priv, "dsp size out of range [0,20]: %d/n",
1043 phy_res->cfg_phy_cnt);
1044 return;
1045 }
1046
1047 if (!(rx_pkt_status & RX_RES_STATUS_NO_CRC32_ERROR) ||
1048 !(rx_pkt_status & RX_RES_STATUS_NO_RXE_OVERFLOW)) {
1049 IWL_DEBUG_RX(priv, "Bad CRC or FIFO: 0x%08X.\n",
1050 le32_to_cpu(rx_pkt_status));
1051 return;
1052 }
1053
Daniel C Halperin31513be2009-08-28 09:44:47 -07001054 /* This will be used in several places later */
1055 rate_n_flags = le32_to_cpu(phy_res->rate_n_flags);
1056
Daniel C Halperin9f30e042009-08-13 13:30:56 -07001057 /* rx_status carries information about the packet to mac80211 */
1058 rx_status.mactime = le64_to_cpu(phy_res->timestamp);
Emmanuel Grumbach1781a072008-06-30 17:23:09 +08001059 rx_status.freq =
Daniel C Halperin9f30e042009-08-13 13:30:56 -07001060 ieee80211_channel_to_frequency(le16_to_cpu(phy_res->channel));
1061 rx_status.band = (phy_res->phy_flags & RX_RES_PHY_FLAGS_BAND_24_MSK) ?
Emmanuel Grumbach1781a072008-06-30 17:23:09 +08001062 IEEE80211_BAND_2GHZ : IEEE80211_BAND_5GHZ;
1063 rx_status.rate_idx =
Daniel C Halperin31513be2009-08-28 09:44:47 -07001064 iwl_hwrate_to_mac80211_idx(rate_n_flags, rx_status.band);
Emmanuel Grumbach1781a072008-06-30 17:23:09 +08001065 rx_status.flag = 0;
Assaf Kraussb94d8ee2008-09-03 11:18:42 +08001066
1067 /* TSF isn't reliable. In order to allow smooth user experience,
1068 * this W/A doesn't propagate it to the mac80211 */
1069 /*rx_status.flag |= RX_FLAG_TSFT;*/
Emmanuel Grumbach1781a072008-06-30 17:23:09 +08001070
Daniel C Halperin9f30e042009-08-13 13:30:56 -07001071 priv->ucode_beacon_time = le32_to_cpu(phy_res->beacon_time_stamp);
Emmanuel Grumbach1781a072008-06-30 17:23:09 +08001072
1073 /* Find max signal strength (dBm) among 3 antenna/receiver chains */
Daniel C Halperin9f30e042009-08-13 13:30:56 -07001074 rx_status.signal = iwl_calc_rssi(priv, phy_res);
Emmanuel Grumbach1781a072008-06-30 17:23:09 +08001075
1076 /* Meaningful noise values are available only from beacon statistics,
1077 * which are gathered only when associated, and indicate noise
1078 * only for the associated network channel ...
1079 * Ignore these noise values while scanning (other channels) */
1080 if (iwl_is_associated(priv) &&
1081 !test_bit(STATUS_SCANNING, &priv->status)) {
1082 rx_status.noise = priv->last_rx_noise;
1083 rx_status.qual = iwl_calc_sig_qual(rx_status.signal,
1084 rx_status.noise);
1085 } else {
1086 rx_status.noise = IWL_NOISE_MEAS_NOT_AVAILABLE;
1087 rx_status.qual = iwl_calc_sig_qual(rx_status.signal, 0);
1088 }
1089
1090 /* Reset beacon noise level if not associated. */
1091 if (!iwl_is_associated(priv))
1092 priv->last_rx_noise = IWL_NOISE_MEAS_NOT_AVAILABLE;
1093
Rami Rosen21a49fc2008-12-09 08:37:28 +02001094#ifdef CONFIG_IWLWIFI_DEBUG
Daniel C Halperin9f30e042009-08-13 13:30:56 -07001095 /* Set "1" to report good data frames in groups of 100 */
Reinette Chatre3d816c72009-08-07 15:41:37 -07001096 if (unlikely(iwl_get_debug_level(priv) & IWL_DL_RX))
Daniel C Halperin9f30e042009-08-13 13:30:56 -07001097 iwl_dbg_report_frame(priv, phy_res, len, header, 1);
Rami Rosen21a49fc2008-12-09 08:37:28 +02001098#endif
Wey-Yi Guy20594eb2009-08-07 15:41:39 -07001099 iwl_dbg_log_rx_data_frame(priv, len, header);
Tomas Winklere1623442009-01-27 14:27:56 -08001100 IWL_DEBUG_STATS_LIMIT(priv, "Rssi %d, noise %d, qual %d, TSF %llu\n",
Wey-Yi Guy244294e2009-07-17 09:30:15 -07001101 rx_status.signal, rx_status.noise, rx_status.qual,
Emmanuel Grumbach1781a072008-06-30 17:23:09 +08001102 (unsigned long long)rx_status.mactime);
1103
Bruno Randolf6f0a2c42008-07-30 17:20:14 +02001104 /*
1105 * "antenna number"
1106 *
1107 * It seems that the antenna field in the phy flags value
Tomas Winklera96a27f2008-10-23 23:48:56 -07001108 * is actually a bit field. This is undefined by radiotap,
Bruno Randolf6f0a2c42008-07-30 17:20:14 +02001109 * it wants an actual antenna number but I always get "7"
1110 * for most legacy frames I receive indicating that the
1111 * same frame was received on all three RX chains.
1112 *
Tomas Winklera96a27f2008-10-23 23:48:56 -07001113 * I think this field should be removed in favor of a
Bruno Randolf6f0a2c42008-07-30 17:20:14 +02001114 * new 802.11n radiotap field "RX chains" that is defined
1115 * as a bitmask.
1116 */
Daniel C Halperin9f30e042009-08-13 13:30:56 -07001117 rx_status.antenna =
Reinette Chatre9024adf2009-10-02 13:43:57 -07001118 (le16_to_cpu(phy_res->phy_flags) & RX_RES_PHY_FLAGS_ANTENNA_MSK)
Daniel C Halperin9f30e042009-08-13 13:30:56 -07001119 >> RX_RES_PHY_FLAGS_ANTENNA_POS;
Bruno Randolf6f0a2c42008-07-30 17:20:14 +02001120
1121 /* set the preamble flag if appropriate */
Daniel C Halperin9f30e042009-08-13 13:30:56 -07001122 if (phy_res->phy_flags & RX_RES_PHY_FLAGS_SHORT_PREAMBLE_MSK)
Bruno Randolf6f0a2c42008-07-30 17:20:14 +02001123 rx_status.flag |= RX_FLAG_SHORTPRE;
1124
Daniel C Halperinc5f8cdb2009-08-21 13:34:21 -07001125 /* Set up the HT phy flags */
Daniel C Halperinc5f8cdb2009-08-21 13:34:21 -07001126 if (rate_n_flags & RATE_MCS_HT_MSK)
1127 rx_status.flag |= RX_FLAG_HT;
1128 if (rate_n_flags & RATE_MCS_HT40_MSK)
1129 rx_status.flag |= RX_FLAG_40MHZ;
1130 if (rate_n_flags & RATE_MCS_SGI_MSK)
1131 rx_status.flag |= RX_FLAG_SHORT_GI;
1132
Daniel C Halperin9f30e042009-08-13 13:30:56 -07001133 if (iwl_is_network_packet(priv, header)) {
Emmanuel Grumbach1781a072008-06-30 17:23:09 +08001134 priv->last_rx_rssi = rx_status.signal;
1135 priv->last_beacon_time = priv->ucode_beacon_time;
Daniel C Halperin9f30e042009-08-13 13:30:56 -07001136 priv->last_tsf = le64_to_cpu(phy_res->timestamp);
Emmanuel Grumbach1781a072008-06-30 17:23:09 +08001137 }
1138
1139 fc = le16_to_cpu(header->frame_control);
1140 switch (fc & IEEE80211_FCTL_FTYPE) {
1141 case IEEE80211_FTYPE_MGMT:
Emmanuel Grumbach4b8817b2008-06-30 17:23:10 +08001142 case IEEE80211_FTYPE_DATA:
Johannes Berg05c914f2008-09-11 00:01:58 +02001143 if (priv->iw_mode == NL80211_IFTYPE_AP)
Emmanuel Grumbach1781a072008-06-30 17:23:09 +08001144 iwl_update_ps_mode(priv, fc & IEEE80211_FCTL_PM,
1145 header->addr2);
Emmanuel Grumbach4b8817b2008-06-30 17:23:10 +08001146 /* fall through */
Emmanuel Grumbach1781a072008-06-30 17:23:09 +08001147 default:
Daniel C Halperin9f30e042009-08-13 13:30:56 -07001148 iwl_pass_packet_to_mac80211(priv, header, len, ampdu_status,
1149 rxb, &rx_status);
Emmanuel Grumbach1781a072008-06-30 17:23:09 +08001150 break;
1151
1152 }
1153}
1154EXPORT_SYMBOL(iwl_rx_reply_rx);
1155
1156/* Cache phy data (Rx signal strength, etc) for HT frame (REPLY_RX_PHY_CMD).
1157 * This will be used later in iwl_rx_reply_rx() for REPLY_RX_MPDU_CMD. */
1158void iwl_rx_reply_rx_phy(struct iwl_priv *priv,
1159 struct iwl_rx_mem_buffer *rxb)
1160{
Zhu Yi2f301222009-10-09 17:19:45 +08001161 struct iwl_rx_packet *pkt = rxb_addr(rxb);
Emmanuel Grumbach1781a072008-06-30 17:23:09 +08001162 priv->last_phy_res[0] = 1;
1163 memcpy(&priv->last_phy_res[1], &(pkt->u.raw[0]),
Tomas Winklercaab8f12008-08-04 16:00:42 +08001164 sizeof(struct iwl_rx_phy_res));
Emmanuel Grumbach1781a072008-06-30 17:23:09 +08001165}
1166EXPORT_SYMBOL(iwl_rx_reply_rx_phy);