blob: fbd23ec81a203babb466325b97ada6d1be04c142 [file] [log] [blame]
Tony Lindgrenaca59b82009-10-19 17:26:17 -07001/* arch/arm/mach-omap2/include/mach/debug-macro.S
Russell Kinga09e64f2008-08-05 16:14:15 +01002 *
3 * Debugging macro include header
4 *
5 * Copyright (C) 1994-1999 Russell King
6 * Moved from linux/arch/arm/kernel/debug.S by Ben Dooks
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 *
12*/
13
Tony Lindgren4f2c49f2010-02-15 08:48:53 -080014#include <linux/serial_reg.h>
15
Tony Lindgren96554d72010-04-30 17:39:19 -070016#include <asm/memory.h>
17
Tony Lindgren4f2c49f2010-02-15 08:48:53 -080018#include <plat/serial.h>
19
Tony Lindgren0c8219f2010-02-15 08:49:01 -080020#define UART_OFFSET(addr) ((addr) & 0x00ffffff)
21
Tony Lindgren5b7de452011-02-04 21:03:24 +010022#define omap_uart_v2p(x) ((x) - PAGE_OFFSET + PLAT_PHYS_OFFSET)
23#define omap_uart_p2v(x) ((x) - PLAT_PHYS_OFFSET + PAGE_OFFSET)
24
Tony Lindgren0c8219f2010-02-15 08:49:01 -080025 .pushsection .data
26omap_uart_phys: .word 0
27omap_uart_virt: .word 0
28omap_uart_lsr: .word 0
29 .popsection
30
31 /*
32 * Note that this code won't work if the bootloader passes
33 * a wrong machine ID number in r1. To debug, just hardcode
34 * the desired UART phys and virt addresses temporarily into
35 * the omap_uart_phys and omap_uart_virt above.
36 */
Nicolas Pitre639da5e2011-08-31 22:55:46 -040037 .macro addruart, rp, rv, tmp
Tony Lindgren0c8219f2010-02-15 08:49:01 -080038
39 /* Use omap_uart_phys/virt if already configured */
Jeremy Kerr0ea12932010-07-06 18:30:06 +08004010: mrc p15, 0, \rp, c1, c0
41 tst \rp, #1 @ MMU enabled?
Tony Lindgren5b7de452011-02-04 21:03:24 +010042 ldreq \rp, =omap_uart_v2p(omap_uart_phys) @ MMU disabled
Jeremy Kerr0ea12932010-07-06 18:30:06 +080043 ldrne \rp, =omap_uart_phys @ MMU enabled
44 add \rv, \rp, #4 @ omap_uart_virt
45 ldr \rp, [\rp, #0]
46 ldr \rv, [\rv, #0]
47 cmp \rp, #0 @ is port configured?
48 cmpne \rv, #0
Tony Lindgren0c8219f2010-02-15 08:49:01 -080049 bne 99f @ already configured
50
Tony Lindgren96554d72010-04-30 17:39:19 -070051 /* Check the debug UART configuration set in uncompress.h */
Jeremy Kerr0ea12932010-07-06 18:30:06 +080052 mrc p15, 0, \rp, c1, c0
53 tst \rp, #1 @ MMU enabled?
54 ldreq \rp, =OMAP_UART_INFO @ MMU not enabled
Tony Lindgren5b7de452011-02-04 21:03:24 +010055 ldrne \rp, =omap_uart_p2v(OMAP_UART_INFO) @ MMU enabled
Jeremy Kerr0ea12932010-07-06 18:30:06 +080056 ldr \rp, [\rp, #0]
Syed Mohammed, Khasimcc26b3b2008-10-09 17:51:41 +030057
Tony Lindgren0c8219f2010-02-15 08:49:01 -080058 /* Select the UART to use based on the UART1 scratchpad value */
Jeremy Kerr0ea12932010-07-06 18:30:06 +080059 cmp \rp, #0 @ no port configured?
Tony Lindgren0c8219f2010-02-15 08:49:01 -080060 beq 21f @ if none, try to use UART1
Jeremy Kerr0ea12932010-07-06 18:30:06 +080061 cmp \rp, #OMAP2UART1 @ OMAP2/3/4UART1
Tony Lindgren0c8219f2010-02-15 08:49:01 -080062 beq 21f @ configure OMAP2/3/4UART1
Jeremy Kerr0ea12932010-07-06 18:30:06 +080063 cmp \rp, #OMAP2UART2 @ OMAP2/3/4UART2
Tony Lindgren0c8219f2010-02-15 08:49:01 -080064 beq 22f @ configure OMAP2/3/4UART2
Jeremy Kerr0ea12932010-07-06 18:30:06 +080065 cmp \rp, #OMAP2UART3 @ only on 24xx
Tony Lindgren0c8219f2010-02-15 08:49:01 -080066 beq 23f @ configure OMAP2UART3
Jeremy Kerr0ea12932010-07-06 18:30:06 +080067 cmp \rp, #OMAP3UART3 @ only on 34xx
Tony Lindgren0c8219f2010-02-15 08:49:01 -080068 beq 33f @ configure OMAP3UART3
Jeremy Kerr0ea12932010-07-06 18:30:06 +080069 cmp \rp, #OMAP4UART3 @ only on 44xx
Tony Lindgren0c8219f2010-02-15 08:49:01 -080070 beq 43f @ configure OMAP4UART3
Jeremy Kerr0ea12932010-07-06 18:30:06 +080071 cmp \rp, #OMAP3UART4 @ only on 36xx
Tony Lindgren0c8219f2010-02-15 08:49:01 -080072 beq 34f @ configure OMAP3UART4
Jeremy Kerr0ea12932010-07-06 18:30:06 +080073 cmp \rp, #OMAP4UART4 @ only on 44xx
Tony Lindgren0c8219f2010-02-15 08:49:01 -080074 beq 44f @ configure OMAP4UART4
Hemant Pedanekar4d887a252011-02-15 23:06:17 +053075 cmp \rp, #TI816XUART1 @ ti816x UART offsets different
76 beq 81f @ configure UART1
77 cmp \rp, #TI816XUART2 @ ti816x UART offsets different
78 beq 82f @ configure UART2
79 cmp \rp, #TI816XUART3 @ ti816x UART offsets different
80 beq 83f @ configure UART3
Jeremy Kerr0ea12932010-07-06 18:30:06 +080081 cmp \rp, #ZOOM_UART @ only on zoom2/3
Tony Lindgren0c8219f2010-02-15 08:49:01 -080082 beq 95f @ configure ZOOM_UART
83
84 /* Configure the UART offset from the phys/virt base */
Jeremy Kerr0ea12932010-07-06 18:30:06 +08008521: mov \rp, #UART_OFFSET(OMAP2_UART1_BASE) @ omap2/3/4
Tony Lindgren0c8219f2010-02-15 08:49:01 -080086 b 98f
Jeremy Kerr0ea12932010-07-06 18:30:06 +08008722: mov \rp, #UART_OFFSET(OMAP2_UART2_BASE) @ omap2/3/4
Tony Lindgren0c8219f2010-02-15 08:49:01 -080088 b 98f
Jeremy Kerr0ea12932010-07-06 18:30:06 +08008923: mov \rp, #UART_OFFSET(OMAP2_UART3_BASE)
Tony Lindgren0c8219f2010-02-15 08:49:01 -080090 b 98f
Jeremy Kerr0ea12932010-07-06 18:30:06 +08009133: mov \rp, #UART_OFFSET(OMAP3_UART1_BASE)
92 add \rp, \rp, #0x00fb0000
93 add \rp, \rp, #0x00006000 @ OMAP3_UART3_BASE
Tony Lindgren0c8219f2010-02-15 08:49:01 -080094 b 98f
Jeremy Kerr0ea12932010-07-06 18:30:06 +08009534: mov \rp, #UART_OFFSET(OMAP3_UART1_BASE)
96 add \rp, \rp, #0x00fb0000
97 add \rp, \rp, #0x00028000 @ OMAP3_UART4_BASE
Tony Lindgren0c8219f2010-02-15 08:49:01 -080098 b 98f
Jeremy Kerr0ea12932010-07-06 18:30:06 +08009943: mov \rp, #UART_OFFSET(OMAP4_UART3_BASE)
Tony Lindgren0c8219f2010-02-15 08:49:01 -0800100 b 98f
Jeremy Kerr0ea12932010-07-06 18:30:06 +080010144: mov \rp, #UART_OFFSET(OMAP4_UART4_BASE)
Tony Lindgren0c8219f2010-02-15 08:49:01 -0800102 b 98f
Hemant Pedanekar4d887a252011-02-15 23:06:17 +053010381: mov \rp, #UART_OFFSET(TI816X_UART1_BASE)
104 b 98f
10582: mov \rp, #UART_OFFSET(TI816X_UART2_BASE)
106 b 98f
10783: mov \rp, #UART_OFFSET(TI816X_UART3_BASE)
108 b 98f
Jeremy Kerr0ea12932010-07-06 18:30:06 +080010995: ldr \rp, =ZOOM_UART_BASE
110 mrc p15, 0, \rv, c1, c0
111 tst \rv, #1 @ MMU enabled?
Tony Lindgren5b7de452011-02-04 21:03:24 +0100112 ldreq \rv, =omap_uart_v2p(omap_uart_phys) @ MMU disabled
Jeremy Kerr0ea12932010-07-06 18:30:06 +0800113 ldrne \rv, =omap_uart_phys @ MMU enabled
114 str \rp, [\rv, #0]
115 ldr \rp, =ZOOM_UART_VIRT
116 add \rv, \rv, #4 @ omap_uart_virt
117 str \rp, [\rv, #0]
118 mov \rp, #(UART_LSR << ZOOM_PORT_SHIFT)
119 add \rv, \rv, #4 @ omap_uart_lsr
120 str \rp, [\rv, #0]
Tony Lindgren0c8219f2010-02-15 08:49:01 -0800121 b 10b
122
123 /* Store both phys and virt address for the uart */
Jeremy Kerr0ea12932010-07-06 18:30:06 +080012498: add \rp, \rp, #0x48000000 @ phys base
125 mrc p15, 0, \rv, c1, c0
126 tst \rv, #1 @ MMU enabled?
Tony Lindgren5b7de452011-02-04 21:03:24 +0100127 ldreq \rv, =omap_uart_v2p(omap_uart_phys) @ MMU disabled
Jeremy Kerr0ea12932010-07-06 18:30:06 +0800128 ldrne \rv, =omap_uart_phys @ MMU enabled
129 str \rp, [\rv, #0]
130 sub \rp, \rp, #0x48000000 @ phys base
131 add \rp, \rp, #0xfa000000 @ virt base
132 add \rv, \rv, #4 @ omap_uart_virt
133 str \rp, [\rv, #0]
134 mov \rp, #(UART_LSR << OMAP_PORT_SHIFT)
135 add \rv, \rv, #4 @ omap_uart_lsr
136 str \rp, [\rv, #0]
Tony Lindgren0c8219f2010-02-15 08:49:01 -0800137
138 b 10b
13999:
Russell Kinga09e64f2008-08-05 16:14:15 +0100140 .endm
141
142 .macro senduart,rd,rx
143 strb \rd, [\rx]
144 .endm
145
146 .macro busyuart,rd,rx
Jason Wang7e788b42010-08-03 11:44:18 +08001471001: mrc p15, 0, \rd, c1, c0
Jeremy Kerr0ea12932010-07-06 18:30:06 +0800148 tst \rd, #1 @ MMU enabled?
Tony Lindgren5b7de452011-02-04 21:03:24 +0100149 ldreq \rd, =omap_uart_v2p(omap_uart_lsr) @ MMU disabled
Jeremy Kerr0ea12932010-07-06 18:30:06 +0800150 ldrne \rd, =omap_uart_lsr @ MMU enabled
Tony Lindgren0c8219f2010-02-15 08:49:01 -0800151 ldr \rd, [\rd, #0]
152 ldrb \rd, [\rx, \rd]
Tony Lindgren4f2c49f2010-02-15 08:48:53 -0800153 and \rd, \rd, #(UART_LSR_TEMT | UART_LSR_THRE)
154 teq \rd, #(UART_LSR_TEMT | UART_LSR_THRE)
Russell Kinga09e64f2008-08-05 16:14:15 +0100155 bne 1001b
Russell Kinga09e64f2008-08-05 16:14:15 +0100156 .endm
157
158 .macro waituart,rd,rx
159 .endm