blob: b9aa2b97aab52b2fde025be15da9e64cdd130584 [file] [log] [blame]
Robert P. J. Day96532ba2008-02-03 15:06:26 +02001#ifndef _LINUX_DMA_MAPPING_H
2#define _LINUX_DMA_MAPPING_H
Linus Torvalds1da177e2005-04-16 15:20:36 -07003
Andrew Morton842fa692011-11-02 13:39:33 -07004#include <linux/string.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -07005#include <linux/device.h>
6#include <linux/err.h>
FUJITA Tomonorif0402a22009-01-05 23:59:01 +09007#include <linux/dma-attrs.h>
Alexey Dobriyanb7f080c2011-06-16 11:01:34 +00008#include <linux/dma-direction.h>
FUJITA Tomonorif0402a22009-01-05 23:59:01 +09009#include <linux/scatterlist.h>
Linus Torvalds1da177e2005-04-16 15:20:36 -070010
Bjorn Helgaas77f2ea22014-04-30 11:20:53 -060011/*
12 * A dma_addr_t can hold any valid DMA or bus address for the platform.
13 * It can be given to a device to use as a DMA source or target. A CPU cannot
14 * reference a dma_addr_t directly because there may be translation between
15 * its physical address space and the bus address space.
16 */
FUJITA Tomonorif0402a22009-01-05 23:59:01 +090017struct dma_map_ops {
Marek Szyprowski613c4572012-03-28 16:36:27 +020018 void* (*alloc)(struct device *dev, size_t size,
19 dma_addr_t *dma_handle, gfp_t gfp,
20 struct dma_attrs *attrs);
21 void (*free)(struct device *dev, size_t size,
22 void *vaddr, dma_addr_t dma_handle,
23 struct dma_attrs *attrs);
Marek Szyprowski9adc5372011-12-21 16:55:33 +010024 int (*mmap)(struct device *, struct vm_area_struct *,
25 void *, dma_addr_t, size_t, struct dma_attrs *attrs);
26
Marek Szyprowskid2b74282012-06-13 10:05:52 +020027 int (*get_sgtable)(struct device *dev, struct sg_table *sgt, void *,
28 dma_addr_t, size_t, struct dma_attrs *attrs);
29
FUJITA Tomonorif0402a22009-01-05 23:59:01 +090030 dma_addr_t (*map_page)(struct device *dev, struct page *page,
31 unsigned long offset, size_t size,
32 enum dma_data_direction dir,
33 struct dma_attrs *attrs);
34 void (*unmap_page)(struct device *dev, dma_addr_t dma_handle,
35 size_t size, enum dma_data_direction dir,
36 struct dma_attrs *attrs);
37 int (*map_sg)(struct device *dev, struct scatterlist *sg,
38 int nents, enum dma_data_direction dir,
39 struct dma_attrs *attrs);
40 void (*unmap_sg)(struct device *dev,
41 struct scatterlist *sg, int nents,
42 enum dma_data_direction dir,
43 struct dma_attrs *attrs);
44 void (*sync_single_for_cpu)(struct device *dev,
45 dma_addr_t dma_handle, size_t size,
46 enum dma_data_direction dir);
47 void (*sync_single_for_device)(struct device *dev,
48 dma_addr_t dma_handle, size_t size,
49 enum dma_data_direction dir);
FUJITA Tomonorif0402a22009-01-05 23:59:01 +090050 void (*sync_sg_for_cpu)(struct device *dev,
51 struct scatterlist *sg, int nents,
52 enum dma_data_direction dir);
53 void (*sync_sg_for_device)(struct device *dev,
54 struct scatterlist *sg, int nents,
55 enum dma_data_direction dir);
56 int (*mapping_error)(struct device *dev, dma_addr_t dma_addr);
57 int (*dma_supported)(struct device *dev, u64 mask);
FUJITA Tomonorif726f30e2009-08-04 19:08:24 +000058 int (*set_dma_mask)(struct device *dev, u64 mask);
Milton Miller3a8f7552011-06-24 09:05:23 +000059#ifdef ARCH_HAS_DMA_GET_REQUIRED_MASK
60 u64 (*get_required_mask)(struct device *dev);
61#endif
FUJITA Tomonorif0402a22009-01-05 23:59:01 +090062 int is_phys;
63};
64
Andrew Morton8f286c32007-10-18 03:05:07 -070065#define DMA_BIT_MASK(n) (((n) == 64) ? ~0ULL : ((1ULL<<(n))-1))
Borislav Petkov34c65382007-10-18 03:05:06 -070066
James Bottomley32e8f702007-10-16 01:23:55 -070067#define DMA_MASK_NONE 0x0ULL
68
Rolf Eike Beerd6bd3a32006-09-29 01:59:48 -070069static inline int valid_dma_direction(int dma_direction)
70{
71 return ((dma_direction == DMA_BIDIRECTIONAL) ||
72 (dma_direction == DMA_TO_DEVICE) ||
73 (dma_direction == DMA_FROM_DEVICE));
74}
75
James Bottomley32e8f702007-10-16 01:23:55 -070076static inline int is_device_dma_capable(struct device *dev)
77{
78 return dev->dma_mask != NULL && *dev->dma_mask != DMA_MASK_NONE;
79}
80
Dan Williams1b0fac42007-07-15 23:40:26 -070081#ifdef CONFIG_HAS_DMA
Linus Torvalds1da177e2005-04-16 15:20:36 -070082#include <asm/dma-mapping.h>
Dan Williams1b0fac42007-07-15 23:40:26 -070083#else
84#include <asm-generic/dma-mapping-broken.h>
85#endif
Linus Torvalds1da177e2005-04-16 15:20:36 -070086
FUJITA Tomonori589fc9a2008-09-12 19:42:34 +090087static inline u64 dma_get_mask(struct device *dev)
88{
FUJITA Tomonori07a2c012008-09-19 02:02:05 +090089 if (dev && dev->dma_mask && *dev->dma_mask)
FUJITA Tomonori589fc9a2008-09-12 19:42:34 +090090 return *dev->dma_mask;
Yang Hongyang284901a2009-04-06 19:01:15 -070091 return DMA_BIT_MASK(32);
FUJITA Tomonori589fc9a2008-09-12 19:42:34 +090092}
93
Rob Herring58af4a22012-03-20 14:33:01 -050094#ifdef CONFIG_ARCH_HAS_DMA_SET_COHERENT_MASK
FUJITA Tomonori710224f2010-09-22 13:04:55 -070095int dma_set_coherent_mask(struct device *dev, u64 mask);
96#else
FUJITA Tomonori6a1961f2010-03-10 15:23:39 -080097static inline int dma_set_coherent_mask(struct device *dev, u64 mask)
98{
99 if (!dma_supported(dev, mask))
100 return -EIO;
101 dev->coherent_dma_mask = mask;
102 return 0;
103}
FUJITA Tomonori710224f2010-09-22 13:04:55 -0700104#endif
FUJITA Tomonori6a1961f2010-03-10 15:23:39 -0800105
Russell King4aa806b2013-06-26 13:49:44 +0100106/*
107 * Set both the DMA mask and the coherent DMA mask to the same thing.
108 * Note that we don't check the return value from dma_set_coherent_mask()
109 * as the DMA API guarantees that the coherent DMA mask can be set to
110 * the same or smaller than the streaming DMA mask.
111 */
112static inline int dma_set_mask_and_coherent(struct device *dev, u64 mask)
113{
114 int rc = dma_set_mask(dev, mask);
115 if (rc == 0)
116 dma_set_coherent_mask(dev, mask);
117 return rc;
118}
119
Russell Kingfa6a8d62013-06-27 12:21:45 +0100120/*
121 * Similar to the above, except it deals with the case where the device
122 * does not have dev->dma_mask appropriately setup.
123 */
124static inline int dma_coerce_mask_and_coherent(struct device *dev, u64 mask)
125{
126 dev->dma_mask = &dev->coherent_dma_mask;
127 return dma_set_mask_and_coherent(dev, mask);
128}
129
Linus Torvalds1da177e2005-04-16 15:20:36 -0700130extern u64 dma_get_required_mask(struct device *dev);
131
FUJITA Tomonori6b7b6512008-02-04 22:27:55 -0800132static inline unsigned int dma_get_max_seg_size(struct device *dev)
133{
134 return dev->dma_parms ? dev->dma_parms->max_segment_size : 65536;
135}
136
137static inline unsigned int dma_set_max_seg_size(struct device *dev,
138 unsigned int size)
139{
140 if (dev->dma_parms) {
141 dev->dma_parms->max_segment_size = size;
142 return 0;
143 } else
144 return -EIO;
145}
146
FUJITA Tomonorid22a6962008-02-04 22:28:13 -0800147static inline unsigned long dma_get_seg_boundary(struct device *dev)
148{
149 return dev->dma_parms ?
150 dev->dma_parms->segment_boundary_mask : 0xffffffff;
151}
152
153static inline int dma_set_seg_boundary(struct device *dev, unsigned long mask)
154{
155 if (dev->dma_parms) {
156 dev->dma_parms->segment_boundary_mask = mask;
157 return 0;
158 } else
159 return -EIO;
160}
161
Santosh Shilimkar00c8f162013-07-29 14:18:48 +0100162#ifndef dma_max_pfn
163static inline unsigned long dma_max_pfn(struct device *dev)
164{
165 return *dev->dma_mask >> PAGE_SHIFT;
166}
167#endif
168
Andrew Morton842fa692011-11-02 13:39:33 -0700169static inline void *dma_zalloc_coherent(struct device *dev, size_t size,
170 dma_addr_t *dma_handle, gfp_t flag)
171{
Joe Perchesede23fa82013-08-26 22:45:23 -0700172 void *ret = dma_alloc_coherent(dev, size, dma_handle,
173 flag | __GFP_ZERO);
Andrew Morton842fa692011-11-02 13:39:33 -0700174 return ret;
175}
176
Heiko Carstense259f192010-08-13 09:39:18 +0200177#ifdef CONFIG_HAS_DMA
FUJITA Tomonori4565f012010-08-10 18:03:22 -0700178static inline int dma_get_cache_alignment(void)
179{
180#ifdef ARCH_DMA_MINALIGN
181 return ARCH_DMA_MINALIGN;
182#endif
183 return 1;
184}
Heiko Carstense259f192010-08-13 09:39:18 +0200185#endif
FUJITA Tomonori4565f012010-08-10 18:03:22 -0700186
Linus Torvalds1da177e2005-04-16 15:20:36 -0700187/* flags for the coherent memory api */
188#define DMA_MEMORY_MAP 0x01
189#define DMA_MEMORY_IO 0x02
190#define DMA_MEMORY_INCLUDES_CHILDREN 0x04
191#define DMA_MEMORY_EXCLUSIVE 0x08
192
193#ifndef ARCH_HAS_DMA_DECLARE_COHERENT_MEMORY
194static inline int
195dma_declare_coherent_memory(struct device *dev, dma_addr_t bus_addr,
196 dma_addr_t device_addr, size_t size, int flags)
197{
198 return 0;
199}
200
201static inline void
202dma_release_declared_memory(struct device *dev)
203{
204}
205
206static inline void *
207dma_mark_declared_memory_occupied(struct device *dev,
208 dma_addr_t device_addr, size_t size)
209{
210 return ERR_PTR(-EBUSY);
211}
212#endif
213
Tejun Heo9ac78492007-01-20 16:00:26 +0900214/*
215 * Managed DMA API
216 */
217extern void *dmam_alloc_coherent(struct device *dev, size_t size,
218 dma_addr_t *dma_handle, gfp_t gfp);
219extern void dmam_free_coherent(struct device *dev, size_t size, void *vaddr,
220 dma_addr_t dma_handle);
221extern void *dmam_alloc_noncoherent(struct device *dev, size_t size,
222 dma_addr_t *dma_handle, gfp_t gfp);
223extern void dmam_free_noncoherent(struct device *dev, size_t size, void *vaddr,
224 dma_addr_t dma_handle);
225#ifdef ARCH_HAS_DMA_DECLARE_COHERENT_MEMORY
226extern int dmam_declare_coherent_memory(struct device *dev, dma_addr_t bus_addr,
227 dma_addr_t device_addr, size_t size,
228 int flags);
229extern void dmam_release_declared_memory(struct device *dev);
230#else /* ARCH_HAS_DMA_DECLARE_COHERENT_MEMORY */
231static inline int dmam_declare_coherent_memory(struct device *dev,
232 dma_addr_t bus_addr, dma_addr_t device_addr,
233 size_t size, gfp_t gfp)
234{
235 return 0;
236}
237
238static inline void dmam_release_declared_memory(struct device *dev)
239{
240}
241#endif /* ARCH_HAS_DMA_DECLARE_COHERENT_MEMORY */
242
Arthur Kepner74bc7ce2008-04-29 01:00:30 -0700243#ifndef CONFIG_HAVE_DMA_ATTRS
244struct dma_attrs;
245
246#define dma_map_single_attrs(dev, cpu_addr, size, dir, attrs) \
247 dma_map_single(dev, cpu_addr, size, dir)
248
249#define dma_unmap_single_attrs(dev, dma_addr, size, dir, attrs) \
250 dma_unmap_single(dev, dma_addr, size, dir)
251
252#define dma_map_sg_attrs(dev, sgl, nents, dir, attrs) \
253 dma_map_sg(dev, sgl, nents, dir)
254
255#define dma_unmap_sg_attrs(dev, sgl, nents, dir, attrs) \
256 dma_unmap_sg(dev, sgl, nents, dir)
257
258#endif /* CONFIG_HAVE_DMA_ATTRS */
259
FUJITA Tomonori0acedc12010-03-10 15:23:31 -0800260#ifdef CONFIG_NEED_DMA_MAP_STATE
261#define DEFINE_DMA_UNMAP_ADDR(ADDR_NAME) dma_addr_t ADDR_NAME
262#define DEFINE_DMA_UNMAP_LEN(LEN_NAME) __u32 LEN_NAME
263#define dma_unmap_addr(PTR, ADDR_NAME) ((PTR)->ADDR_NAME)
264#define dma_unmap_addr_set(PTR, ADDR_NAME, VAL) (((PTR)->ADDR_NAME) = (VAL))
265#define dma_unmap_len(PTR, LEN_NAME) ((PTR)->LEN_NAME)
266#define dma_unmap_len_set(PTR, LEN_NAME, VAL) (((PTR)->LEN_NAME) = (VAL))
267#else
268#define DEFINE_DMA_UNMAP_ADDR(ADDR_NAME)
269#define DEFINE_DMA_UNMAP_LEN(LEN_NAME)
270#define dma_unmap_addr(PTR, ADDR_NAME) (0)
271#define dma_unmap_addr_set(PTR, ADDR_NAME, VAL) do { } while (0)
272#define dma_unmap_len(PTR, LEN_NAME) (0)
273#define dma_unmap_len_set(PTR, LEN_NAME, VAL) do { } while (0)
274#endif
275
Linus Torvalds1da177e2005-04-16 15:20:36 -0700276#endif