blob: d8bb6a1040ef3a97c1a8164fcc5f32ff036b389e [file] [log] [blame]
Joonyoung Shim864ee9e2011-12-08 17:54:07 +09001/*
2 * Copyright (C) 2011 Samsung Electronics Co.Ltd
3 * Authors: Joonyoung Shim <jy0922.shim@samsung.com>
4 *
5 * This program is free software; you can redistribute it and/or modify it
6 * under the terms of the GNU General Public License as published by the
7 * Free Software Foundation; either version 2 of the License, or (at your
8 * option) any later version.
9 *
10 */
11
David Howells760285e2012-10-02 18:01:07 +010012#include <drm/drmP.h>
Joonyoung Shim864ee9e2011-12-08 17:54:07 +090013
David Howells760285e2012-10-02 18:01:07 +010014#include <drm/exynos_drm.h>
Gustavo Padovanadf56912014-11-27 14:56:09 -020015#include <drm/drm_plane_helper.h>
Joonyoung Shim864ee9e2011-12-08 17:54:07 +090016#include "exynos_drm_drv.h"
Sean Paul080be03d2014-02-19 21:02:55 +090017#include "exynos_drm_crtc.h"
Joonyoung Shim4070d212012-06-27 14:27:05 +090018#include "exynos_drm_fb.h"
19#include "exynos_drm_gem.h"
Mark Browne30655d2013-08-13 00:46:40 +010020#include "exynos_drm_plane.h"
Joonyoung Shim864ee9e2011-12-08 17:54:07 +090021
Eunchul Kimba3849d2012-03-16 18:47:15 +090022static const uint32_t formats[] = {
23 DRM_FORMAT_XRGB8888,
Seung-Woo Kim6b1c7622012-04-05 11:21:09 +090024 DRM_FORMAT_ARGB8888,
25 DRM_FORMAT_NV12,
Eunchul Kimba3849d2012-03-16 18:47:15 +090026};
27
Joonyoung Shim2ab97922012-09-27 19:25:21 +090028/*
29 * This function is to get X or Y size shown via screen. This needs length and
30 * start position of CRTC.
31 *
32 * <--- length --->
33 * CRTC ----------------
34 * ^ start ^ end
35 *
Joonyoung Shim60a705a2012-12-14 15:48:22 +090036 * There are six cases from a to f.
Joonyoung Shim2ab97922012-09-27 19:25:21 +090037 *
38 * <----- SCREEN ----->
39 * 0 last
40 * ----------|------------------|----------
41 * CRTCs
42 * a -------
43 * b -------
44 * c --------------------------
45 * d --------
46 * e -------
47 * f -------
48 */
49static int exynos_plane_get_size(int start, unsigned length, unsigned last)
50{
51 int end = start + length;
52 int size = 0;
53
54 if (start <= 0) {
55 if (end > 0)
56 size = min_t(unsigned, end, last);
57 } else if (start <= last) {
58 size = min_t(unsigned, last - start, length);
59 }
60
61 return size;
62}
63
Gustavo Padovanadf56912014-11-27 14:56:09 -020064int exynos_check_plane(struct drm_plane *plane, struct drm_framebuffer *fb)
Joonyoung Shim4070d212012-06-27 14:27:05 +090065{
Gustavo Padovan8837dee2014-11-03 18:13:27 -020066 struct exynos_drm_plane *exynos_plane = to_exynos_plane(plane);
Joonyoung Shim4070d212012-06-27 14:27:05 +090067 int nr;
68 int i;
69
Inki Dae01ed8122012-08-20 20:05:56 +090070 nr = exynos_drm_fb_get_buf_cnt(fb);
Joonyoung Shim4070d212012-06-27 14:27:05 +090071 for (i = 0; i < nr; i++) {
72 struct exynos_drm_gem_buf *buffer = exynos_drm_fb_buffer(fb, i);
73
74 if (!buffer) {
Lespiau, Damien133dcde2014-03-24 15:53:10 +000075 DRM_DEBUG_KMS("buffer is null\n");
Joonyoung Shim4070d212012-06-27 14:27:05 +090076 return -EFAULT;
77 }
78
Gustavo Padovan8837dee2014-11-03 18:13:27 -020079 exynos_plane->dma_addr[i] = buffer->dma_addr;
Joonyoung Shim4070d212012-06-27 14:27:05 +090080
YoungJun Choddd8e952012-12-10 15:44:58 +090081 DRM_DEBUG_KMS("buffer: %d, dma_addr = 0x%lx\n",
Gustavo Padovan8837dee2014-11-03 18:13:27 -020082 i, (unsigned long)exynos_plane->dma_addr[i]);
Joonyoung Shim4070d212012-06-27 14:27:05 +090083 }
84
Gustavo Padovanadf56912014-11-27 14:56:09 -020085 return 0;
86}
87
88void exynos_plane_mode_set(struct drm_plane *plane, struct drm_crtc *crtc,
89 struct drm_framebuffer *fb, int crtc_x, int crtc_y,
90 unsigned int crtc_w, unsigned int crtc_h,
91 uint32_t src_x, uint32_t src_y,
92 uint32_t src_w, uint32_t src_h)
93{
94 struct exynos_drm_plane *exynos_plane = to_exynos_plane(plane);
Gustavo Padovanadf56912014-11-27 14:56:09 -020095 unsigned int actual_w;
96 unsigned int actual_h;
97
Joonyoung Shim2ab97922012-09-27 19:25:21 +090098 actual_w = exynos_plane_get_size(crtc_x, crtc_w, crtc->mode.hdisplay);
99 actual_h = exynos_plane_get_size(crtc_y, crtc_h, crtc->mode.vdisplay);
100
101 if (crtc_x < 0) {
102 if (actual_w)
103 src_x -= crtc_x;
Joonyoung Shim2ab97922012-09-27 19:25:21 +0900104 crtc_x = 0;
105 }
106
107 if (crtc_y < 0) {
108 if (actual_h)
109 src_y -= crtc_y;
Joonyoung Shim2ab97922012-09-27 19:25:21 +0900110 crtc_y = 0;
111 }
Joonyoung Shim4070d212012-06-27 14:27:05 +0900112
113 /* set drm framebuffer data. */
Gustavo Padovan8837dee2014-11-03 18:13:27 -0200114 exynos_plane->fb_x = src_x;
115 exynos_plane->fb_y = src_y;
116 exynos_plane->fb_width = fb->width;
117 exynos_plane->fb_height = fb->height;
118 exynos_plane->src_width = src_w;
119 exynos_plane->src_height = src_h;
120 exynos_plane->bpp = fb->bits_per_pixel;
121 exynos_plane->pitch = fb->pitches[0];
122 exynos_plane->pixel_format = fb->pixel_format;
Joonyoung Shim4070d212012-06-27 14:27:05 +0900123
Gustavo Padovan8837dee2014-11-03 18:13:27 -0200124 /* set plane range to be displayed. */
125 exynos_plane->crtc_x = crtc_x;
126 exynos_plane->crtc_y = crtc_y;
127 exynos_plane->crtc_width = actual_w;
128 exynos_plane->crtc_height = actual_h;
Joonyoung Shim4070d212012-06-27 14:27:05 +0900129
130 /* set drm mode data. */
Gustavo Padovan8837dee2014-11-03 18:13:27 -0200131 exynos_plane->mode_width = crtc->mode.hdisplay;
132 exynos_plane->mode_height = crtc->mode.vdisplay;
133 exynos_plane->refresh = crtc->mode.vrefresh;
134 exynos_plane->scan_flag = crtc->mode.flags;
Joonyoung Shim4070d212012-06-27 14:27:05 +0900135
Gustavo Padovan8837dee2014-11-03 18:13:27 -0200136 DRM_DEBUG_KMS("plane : offset_x/y(%d,%d), width/height(%d,%d)",
137 exynos_plane->crtc_x, exynos_plane->crtc_y,
138 exynos_plane->crtc_width, exynos_plane->crtc_height);
Joonyoung Shim4070d212012-06-27 14:27:05 +0900139
Andrzej Hajda72ed6cc2014-09-19 14:58:53 +0200140 plane->crtc = crtc;
Joonyoung Shim4070d212012-06-27 14:27:05 +0900141}
142
Gustavo Padovan0e0a6492014-11-25 11:21:17 -0200143int
Joonyoung Shim864ee9e2011-12-08 17:54:07 +0900144exynos_update_plane(struct drm_plane *plane, struct drm_crtc *crtc,
145 struct drm_framebuffer *fb, int crtc_x, int crtc_y,
146 unsigned int crtc_w, unsigned int crtc_h,
147 uint32_t src_x, uint32_t src_y,
148 uint32_t src_w, uint32_t src_h)
149{
Gustavo Padovan9d5310c2014-11-13 22:17:46 -0200150
Gustavo Padovan93bca242015-01-18 18:16:23 +0900151 struct exynos_drm_crtc *exynos_crtc = to_exynos_crtc(crtc);
Gustavo Padovan9d5310c2014-11-13 22:17:46 -0200152 struct exynos_drm_plane *exynos_plane = to_exynos_plane(plane);
Joonyoung Shim864ee9e2011-12-08 17:54:07 +0900153 int ret;
154
Gustavo Padovanadf56912014-11-27 14:56:09 -0200155 ret = exynos_check_plane(plane, fb);
Joonyoung Shim864ee9e2011-12-08 17:54:07 +0900156 if (ret < 0)
157 return ret;
158
Gustavo Padovanadf56912014-11-27 14:56:09 -0200159 exynos_plane_mode_set(plane, crtc, fb, crtc_x, crtc_y,
160 crtc_w, crtc_h, src_x >> 16, src_y >> 16,
161 src_w >> 16, src_h >> 16);
162
Gustavo Padovan93bca242015-01-18 18:16:23 +0900163 if (exynos_crtc->ops->win_commit)
164 exynos_crtc->ops->win_commit(exynos_crtc, exynos_plane->zpos);
Joonyoung Shim864ee9e2011-12-08 17:54:07 +0900165
166 return 0;
167}
168
169static int exynos_disable_plane(struct drm_plane *plane)
170{
Joonyoung Shimd9ea6252015-02-05 16:11:37 +0900171 struct exynos_drm_plane *exynos_plane = to_exynos_plane(plane);
172 struct exynos_drm_crtc *exynos_crtc = to_exynos_crtc(plane->crtc);
173
Charles Keepax995fdfb2015-02-17 17:14:41 +0000174 if (exynos_crtc && exynos_crtc->ops->win_disable)
Joonyoung Shimd9ea6252015-02-05 16:11:37 +0900175 exynos_crtc->ops->win_disable(exynos_crtc,
176 exynos_plane->zpos);
Joonyoung Shim864ee9e2011-12-08 17:54:07 +0900177
178 return 0;
179}
180
181static void exynos_plane_destroy(struct drm_plane *plane)
182{
Joonyoung Shim864ee9e2011-12-08 17:54:07 +0900183 exynos_disable_plane(plane);
184 drm_plane_cleanup(plane);
Joonyoung Shim864ee9e2011-12-08 17:54:07 +0900185}
186
187static struct drm_plane_funcs exynos_plane_funcs = {
188 .update_plane = exynos_update_plane,
189 .disable_plane = exynos_disable_plane,
190 .destroy = exynos_plane_destroy,
191};
192
Gustavo Padovan6e2a3b62015-04-03 21:05:52 +0900193static void exynos_plane_attach_zpos_property(struct drm_plane *plane,
194 unsigned int zpos)
Joonyoung Shim00ae67c2012-06-27 14:27:06 +0900195{
196 struct drm_device *dev = plane->dev;
197 struct exynos_drm_private *dev_priv = dev->dev_private;
198 struct drm_property *prop;
199
Joonyoung Shim00ae67c2012-06-27 14:27:06 +0900200 prop = dev_priv->plane_zpos_property;
201 if (!prop) {
Gustavo Padovan92104882015-04-01 13:02:09 -0300202 prop = drm_property_create_range(dev, DRM_MODE_PROP_IMMUTABLE,
203 "zpos", 0, MAX_PLANE - 1);
Joonyoung Shim00ae67c2012-06-27 14:27:06 +0900204 if (!prop)
205 return;
206
207 dev_priv->plane_zpos_property = prop;
208 }
209
Gustavo Padovan6e2a3b62015-04-03 21:05:52 +0900210 drm_object_attach_property(&plane->base, prop, zpos);
Joonyoung Shim00ae67c2012-06-27 14:27:06 +0900211}
212
Gustavo Padovan7ee14cd2015-04-03 21:03:40 +0900213int exynos_plane_init(struct drm_device *dev,
214 struct exynos_drm_plane *exynos_plane,
Gustavo Padovan6e2a3b62015-04-03 21:05:52 +0900215 unsigned long possible_crtcs, enum drm_plane_type type,
216 unsigned int zpos)
Joonyoung Shim864ee9e2011-12-08 17:54:07 +0900217{
Joonyoung Shimb5d2eb32012-06-27 14:27:04 +0900218 int err;
Joonyoung Shim864ee9e2011-12-08 17:54:07 +0900219
Andrzej Hajda72ed6cc2014-09-19 14:58:53 +0200220 err = drm_universal_plane_init(dev, &exynos_plane->base, possible_crtcs,
221 &exynos_plane_funcs, formats,
222 ARRAY_SIZE(formats), type);
Joonyoung Shimb5d2eb32012-06-27 14:27:04 +0900223 if (err) {
224 DRM_ERROR("failed to initialize plane\n");
Gustavo Padovan7ee14cd2015-04-03 21:03:40 +0900225 return err;
Joonyoung Shimb5d2eb32012-06-27 14:27:04 +0900226 }
227
Gustavo Padovan6e2a3b62015-04-03 21:05:52 +0900228 exynos_plane->zpos = zpos;
229
230 if (type == DRM_PLANE_TYPE_OVERLAY)
231 exynos_plane_attach_zpos_property(&exynos_plane->base, zpos);
Joonyoung Shim00ae67c2012-06-27 14:27:06 +0900232
Gustavo Padovan7ee14cd2015-04-03 21:03:40 +0900233 return 0;
Joonyoung Shim864ee9e2011-12-08 17:54:07 +0900234}