blob: a14c0fe4987711533b6f2da6d09d8f83d307ef75 [file] [log] [blame]
Philipp Zabel61fc4132012-11-19 17:23:13 +01001config ARCH_HAS_RESET_CONTROLLER
2 bool
3
4menuconfig RESET_CONTROLLER
5 bool "Reset Controller Support"
6 default y if ARCH_HAS_RESET_CONTROLLER
7 help
8 Generic Reset Controller support.
9
10 This framework is designed to abstract reset handling of devices
11 via GPIOs or SoC-internal reset controller modules.
12
13 If unsure, say no.
Stephen Gallimoree5d76072013-08-07 15:53:12 +010014
Masahiro Yamada998cd462016-05-03 15:29:52 +090015if RESET_CONTROLLER
16
Thor Thayer62700682017-02-22 11:10:17 -060017config RESET_A10SR
18 tristate "Altera Arria10 System Resource Reset"
19 depends on MFD_ALTERA_A10SR
20 help
21 This option enables support for the external reset functions for
22 peripheral PHYs on the Altera Arria10 System Resource Chip.
23
Philipp Zabele27b4a62016-07-28 15:30:08 +020024config RESET_ATH79
25 bool "AR71xx Reset Driver" if COMPILE_TEST
26 default ATH79
27 help
28 This enables the ATH79 reset controller driver that supports the
29 AR71xx SoC reset controller.
30
Philipp Zabel70d467e2016-07-28 15:31:12 +020031config RESET_BERLIN
32 bool "Berlin Reset Driver" if COMPILE_TEST
33 default ARCH_BERLIN
34 help
35 This enables the reset controller driver for Marvell Berlin SoCs.
36
Vineet Gupta13541222017-08-31 11:06:07 -070037config RESET_HSDK
38 bool "Synopsys HSDK Reset Driver"
Thomas Meyer2d48a232017-09-09 06:02:46 +020039 depends on HAS_IOMEM
Geert Uytterhoeven544e3bf2017-09-11 14:22:08 +020040 depends on ARC_SOC_HSDK || COMPILE_TEST
Eugeniy Paltseve0be8642017-07-19 21:45:11 +030041 help
Vineet Gupta13541222017-08-31 11:06:07 -070042 This enables the reset controller driver for HSDK board.
Eugeniy Paltseve0be8642017-07-19 21:45:11 +030043
Andrey Smirnovabf97752017-02-21 08:13:31 -080044config RESET_IMX7
45 bool "i.MX7 Reset Driver" if COMPILE_TEST
46 default SOC_IMX7D
47 select MFD_SYSCON
48 help
49 This enables the reset controller driver for i.MX7 SoCs.
50
Martin Blumenstingl79797b62017-08-20 00:18:17 +020051config RESET_LANTIQ
52 bool "Lantiq XWAY Reset Driver" if COMPILE_TEST
53 default SOC_TYPE_XWAY
54 help
55 This enables the reset controller driver for Lantiq / Intel XWAY SoCs.
56
Philipp Zabelcd7f4b82016-07-28 15:32:01 +020057config RESET_LPC18XX
58 bool "LPC18xx/43xx Reset Driver" if COMPILE_TEST
59 default ARCH_LPC18XX
60 help
61 This enables the reset controller driver for NXP LPC18xx/43xx SoCs.
62
Philipp Zabel44336c22016-07-28 15:32:36 +020063config RESET_MESON
64 bool "Meson Reset Driver" if COMPILE_TEST
65 default ARCH_MESON
66 help
67 This enables the reset driver for Amlogic Meson SoCs.
68
Neil Armstrong6e667fa2016-04-01 16:16:13 +020069config RESET_OXNAS
70 bool
71
Philipp Zabelfab3f732016-07-28 15:33:07 +020072config RESET_PISTACHIO
73 bool "Pistachio Reset Driver" if COMPILE_TEST
74 default MACH_PISTACHIO
75 help
76 This enables the reset driver for ImgTec Pistachio SoCs.
77
Philipp Zabel81c22ad2017-08-11 12:58:43 +020078config RESET_SIMPLE
79 bool "Simple Reset Controller Driver" if COMPILE_TEST
80 default ARCH_SUNXI
81 help
82 This enables a simple reset controller driver for reset lines that
83 that can be asserted and deasserted by toggling bits in a contiguous,
84 exclusive register space.
85
86 Currently this driver supports Allwinner SoCs.
87
Philipp Zabel5c914072016-07-28 15:33:43 +020088config RESET_SOCFPGA
89 bool "SoCFPGA Reset Driver" if COMPILE_TEST
Dinh Nguyendb21f9c2017-09-20 10:25:41 -050090 default ARCH_SOCFPGA || ARCH_STRATIX10
Philipp Zabel5c914072016-07-28 15:33:43 +020091 help
92 This enables the reset controller driver for Altera SoCFPGAs.
93
Philipp Zabel7e0e9012016-07-28 15:34:15 +020094config RESET_STM32
95 bool "STM32 Reset Driver" if COMPILE_TEST
96 default ARCH_STM32
97 help
98 This enables the RCC reset controller driver for STM32 MCUs.
99
Philipp Zabel0ae08412016-08-09 09:28:44 +0200100config RESET_SUNXI
101 bool "Allwinner SoCs Reset Driver" if COMPILE_TEST && !ARCH_SUNXI
102 default ARCH_SUNXI
Philipp Zabele13c2052017-08-11 12:58:43 +0200103 select RESET_SIMPLE
Philipp Zabel0ae08412016-08-09 09:28:44 +0200104 help
105 This enables the reset driver for Allwinner SoCs.
106
Andrew F. Davis28df1692017-05-24 13:09:30 -0500107config RESET_TI_SCI
108 tristate "TI System Control Interface (TI-SCI) reset driver"
109 depends on TI_SCI_PROTOCOL
110 help
111 This enables the reset driver support over TI System Control Interface
112 available on some new TI's SoCs. If you wish to use reset resources
113 managed by the TI System Controller, say Y here. Otherwise, say N.
114
Suman Annadd9bf862017-05-23 22:00:12 -0500115config RESET_TI_SYSCON
Andrew F. Daviscc7c2bb2016-06-27 12:12:17 -0500116 tristate "TI SYSCON Reset Driver"
117 depends on HAS_IOMEM
118 select MFD_SYSCON
119 help
120 This enables the reset driver support for TI devices with
121 memory-mapped reset registers as part of a syscon device node. If
122 you wish to use the reset framework for such memory-mapped devices,
123 say Y here. Otherwise, say N.
124
Masahiro Yamada54e991b2016-08-02 13:18:29 +0900125config RESET_UNIPHIER
126 tristate "Reset controller driver for UniPhier SoCs"
127 depends on ARCH_UNIPHIER || COMPILE_TEST
128 depends on OF && MFD_SYSCON
129 default ARCH_UNIPHIER
130 help
131 Support for reset controllers on UniPhier SoCs.
132 Say Y if you want to control reset signals provided by System Control
133 block, Media I/O block, Peripheral Block.
134
Baoyou Xieb38386f2017-01-17 11:22:57 +0800135config RESET_ZX2967
136 bool "ZTE ZX2967 Reset Driver"
137 depends on ARCH_ZX || COMPILE_TEST
138 help
139 This enables the reset controller driver for ZTE's zx2967 family.
140
Philipp Zabel6f51b862016-08-09 09:28:54 +0200141config RESET_ZYNQ
142 bool "ZYNQ Reset Driver" if COMPILE_TEST
143 default ARCH_ZYNQ
144 help
145 This enables the reset controller driver for Xilinx Zynq SoCs.
146
Stephen Gallimoree5d76072013-08-07 15:53:12 +0100147source "drivers/reset/sti/Kconfig"
Chen Fengf59d23c2015-11-20 10:10:05 +0800148source "drivers/reset/hisilicon/Kconfig"
Thierry Redingdc606c52016-08-18 15:50:09 +0200149source "drivers/reset/tegra/Kconfig"
Masahiro Yamada998cd462016-05-03 15:29:52 +0900150
151endif