blob: dbb35bbefaf309ed8046ff3c58a282162260ea81 [file] [log] [blame]
Jan Engelhardtb5114312007-07-15 23:39:36 -07001
2menuconfig CRYPTO_HW
3 bool "Hardware crypto devices"
4 default y
Jan Engelhardt06bfb7e2007-08-18 12:56:21 +02005 ---help---
6 Say Y here to get to see options for hardware crypto devices and
7 processors. This option alone does not add any kernel code.
8
9 If you say N, all options in this submenu will be skipped and disabled.
Jan Engelhardtb5114312007-07-15 23:39:36 -070010
11if CRYPTO_HW
Linus Torvalds1da177e2005-04-16 15:20:36 -070012
13config CRYPTO_DEV_PADLOCK
Herbert Xud1583252007-05-18 13:17:22 +100014 tristate "Support for VIA PadLock ACE"
Herbert Xu2f817412009-04-22 13:00:15 +080015 depends on X86 && !UML
Linus Torvalds1da177e2005-04-16 15:20:36 -070016 help
17 Some VIA processors come with an integrated crypto engine
18 (so called VIA PadLock ACE, Advanced Cryptography Engine)
Michal Ludvig1191f0a2006-08-06 22:46:20 +100019 that provides instructions for very fast cryptographic
20 operations with supported algorithms.
Linus Torvalds1da177e2005-04-16 15:20:36 -070021
22 The instructions are used only when the CPU supports them.
Michal Ludvig5644bda2006-08-06 22:50:30 +100023 Otherwise software encryption is used.
24
Linus Torvalds1da177e2005-04-16 15:20:36 -070025config CRYPTO_DEV_PADLOCK_AES
Michal Ludvig1191f0a2006-08-06 22:46:20 +100026 tristate "PadLock driver for AES algorithm"
Linus Torvalds1da177e2005-04-16 15:20:36 -070027 depends on CRYPTO_DEV_PADLOCK
Herbert Xu28ce7282006-08-21 21:38:42 +100028 select CRYPTO_BLKCIPHER
Sebastian Siewior7dc748e2008-04-01 21:24:50 +080029 select CRYPTO_AES
Linus Torvalds1da177e2005-04-16 15:20:36 -070030 help
31 Use VIA PadLock for AES algorithm.
32
Michal Ludvig1191f0a2006-08-06 22:46:20 +100033 Available in VIA C3 and newer CPUs.
34
35 If unsure say M. The compiled module will be
Pavel Machek4737f092009-06-05 00:44:53 +020036 called padlock-aes.
Michal Ludvig1191f0a2006-08-06 22:46:20 +100037
Michal Ludvig6c833272006-07-12 12:29:38 +100038config CRYPTO_DEV_PADLOCK_SHA
39 tristate "PadLock driver for SHA1 and SHA256 algorithms"
40 depends on CRYPTO_DEV_PADLOCK
Herbert Xubbbee462009-07-11 18:16:16 +080041 select CRYPTO_HASH
Michal Ludvig6c833272006-07-12 12:29:38 +100042 select CRYPTO_SHA1
43 select CRYPTO_SHA256
Michal Ludvig6c833272006-07-12 12:29:38 +100044 help
45 Use VIA PadLock for SHA1/SHA256 algorithms.
46
47 Available in VIA C7 and newer processors.
48
49 If unsure say M. The compiled module will be
Pavel Machek4737f092009-06-05 00:44:53 +020050 called padlock-sha.
Michal Ludvig6c833272006-07-12 12:29:38 +100051
Jordan Crouse9fe757b2006-10-04 18:48:57 +100052config CRYPTO_DEV_GEODE
53 tristate "Support for the Geode LX AES engine"
Simon Arlottf6259de2007-05-02 22:08:26 +100054 depends on X86_32 && PCI
Jordan Crouse9fe757b2006-10-04 18:48:57 +100055 select CRYPTO_ALGAPI
56 select CRYPTO_BLKCIPHER
Jordan Crouse9fe757b2006-10-04 18:48:57 +100057 help
58 Say 'Y' here to use the AMD Geode LX processor on-board AES
David Sterba3dde6ad2007-05-09 07:12:20 +020059 engine for the CryptoAPI AES algorithm.
Jordan Crouse9fe757b2006-10-04 18:48:57 +100060
61 To compile this driver as a module, choose M here: the module
62 will be called geode-aes.
63
Martin Schwidefsky61d48c22007-05-10 15:46:00 +020064config ZCRYPT
65 tristate "Support for PCI-attached cryptographic adapters"
66 depends on S390
Ralph Wuerthner2f7c8bd2008-04-17 07:46:15 +020067 select HW_RANDOM
Martin Schwidefsky61d48c22007-05-10 15:46:00 +020068 help
69 Select this option if you want to use a PCI-attached cryptographic
70 adapter like:
71 + PCI Cryptographic Accelerator (PCICA)
72 + PCI Cryptographic Coprocessor (PCICC)
73 + PCI-X Cryptographic Coprocessor (PCIXCC)
74 + Crypto Express2 Coprocessor (CEX2C)
75 + Crypto Express2 Accelerator (CEX2A)
Holger Denglercf2d0072011-05-23 10:24:30 +020076 + Crypto Express3 Coprocessor (CEX3C)
77 + Crypto Express3 Accelerator (CEX3A)
Martin Schwidefsky61d48c22007-05-10 15:46:00 +020078
Jan Glauber3f5615e2008-01-26 14:11:07 +010079config CRYPTO_SHA1_S390
80 tristate "SHA1 digest algorithm"
81 depends on S390
Herbert Xu563f3462009-01-18 20:33:33 +110082 select CRYPTO_HASH
Jan Glauber3f5615e2008-01-26 14:11:07 +010083 help
84 This is the s390 hardware accelerated implementation of the
85 SHA-1 secure hash standard (FIPS 180-1/DFIPS 180-2).
86
Jan Glauberd393d9b2011-04-19 21:29:19 +020087 It is available as of z990.
88
Jan Glauber3f5615e2008-01-26 14:11:07 +010089config CRYPTO_SHA256_S390
90 tristate "SHA256 digest algorithm"
91 depends on S390
Herbert Xu563f3462009-01-18 20:33:33 +110092 select CRYPTO_HASH
Jan Glauber3f5615e2008-01-26 14:11:07 +010093 help
94 This is the s390 hardware accelerated implementation of the
95 SHA256 secure hash standard (DFIPS 180-2).
96
Jan Glauberd393d9b2011-04-19 21:29:19 +020097 It is available as of z9.
Jan Glauber3f5615e2008-01-26 14:11:07 +010098
Jan Glauber291dc7c2008-03-06 19:52:00 +080099config CRYPTO_SHA512_S390
Jan Glauber4e2c6d72008-03-06 19:53:50 +0800100 tristate "SHA384 and SHA512 digest algorithm"
Jan Glauber291dc7c2008-03-06 19:52:00 +0800101 depends on S390
Herbert Xu563f3462009-01-18 20:33:33 +1100102 select CRYPTO_HASH
Jan Glauber291dc7c2008-03-06 19:52:00 +0800103 help
104 This is the s390 hardware accelerated implementation of the
105 SHA512 secure hash standard.
106
Jan Glauberd393d9b2011-04-19 21:29:19 +0200107 It is available as of z10.
Jan Glauber291dc7c2008-03-06 19:52:00 +0800108
Jan Glauber3f5615e2008-01-26 14:11:07 +0100109config CRYPTO_DES_S390
110 tristate "DES and Triple DES cipher algorithms"
111 depends on S390
112 select CRYPTO_ALGAPI
113 select CRYPTO_BLKCIPHER
Heiko Carstens63291d42012-05-09 16:27:35 +0200114 select CRYPTO_DES
Jan Glauber3f5615e2008-01-26 14:11:07 +0100115 help
Gerald Schaefer0200f3e2011-05-04 15:09:44 +1000116 This is the s390 hardware accelerated implementation of the
Jan Glauber3f5615e2008-01-26 14:11:07 +0100117 DES cipher algorithm (FIPS 46-2), and Triple DES EDE (FIPS 46-3).
118
Gerald Schaefer0200f3e2011-05-04 15:09:44 +1000119 As of z990 the ECB and CBC mode are hardware accelerated.
120 As of z196 the CTR mode is hardware accelerated.
121
Jan Glauber3f5615e2008-01-26 14:11:07 +0100122config CRYPTO_AES_S390
123 tristate "AES cipher algorithms"
124 depends on S390
125 select CRYPTO_ALGAPI
126 select CRYPTO_BLKCIPHER
127 help
128 This is the s390 hardware accelerated implementation of the
Gerald Schaefer99d97222011-04-26 16:12:42 +1000129 AES cipher algorithms (FIPS-197).
Jan Glauber3f5615e2008-01-26 14:11:07 +0100130
Gerald Schaefer99d97222011-04-26 16:12:42 +1000131 As of z9 the ECB and CBC modes are hardware accelerated
132 for 128 bit keys.
133 As of z10 the ECB and CBC modes are hardware accelerated
134 for all AES key sizes.
Gerald Schaefer0200f3e2011-05-04 15:09:44 +1000135 As of z196 the CTR mode is hardware accelerated for all AES
136 key sizes and XTS mode is hardware accelerated for 256 and
Gerald Schaefer99d97222011-04-26 16:12:42 +1000137 512 bit keys.
Jan Glauber3f5615e2008-01-26 14:11:07 +0100138
139config S390_PRNG
140 tristate "Pseudo random number generator device driver"
141 depends on S390
142 default "m"
143 help
144 Select this option if you want to use the s390 pseudo random number
145 generator. The PRNG is part of the cryptographic processor functions
146 and uses triple-DES to generate secure random numbers like the
Jan Glauberd393d9b2011-04-19 21:29:19 +0200147 ANSI X9.17 standard. User-space programs access the
148 pseudo-random-number device through the char device /dev/prandom.
149
150 It is available as of z9.
Jan Glauber3f5615e2008-01-26 14:11:07 +0100151
Gerald Schaeferdf1309c2011-04-19 21:29:18 +0200152config CRYPTO_GHASH_S390
153 tristate "GHASH digest algorithm"
154 depends on S390
155 select CRYPTO_HASH
156 help
157 This is the s390 hardware accelerated implementation of the
158 GHASH message digest algorithm for GCM (Galois/Counter Mode).
159
160 It is available as of z196.
161
Sebastian Andrzej Siewior85a7f0a2009-08-10 12:50:03 +1000162config CRYPTO_DEV_MV_CESA
163 tristate "Marvell's Cryptographic Engine"
164 depends on PLAT_ORION
Sebastian Andrzej Siewior85a7f0a2009-08-10 12:50:03 +1000165 select CRYPTO_AES
Herbert Xu596103c2015-06-17 14:58:24 +0800166 select CRYPTO_BLKCIPHER
Alexander Clouter1ebfefc2012-05-12 09:45:08 +0100167 select CRYPTO_HASH
Boris BREZILLON51b44fc2015-06-18 15:46:18 +0200168 select SRAM
Sebastian Andrzej Siewior85a7f0a2009-08-10 12:50:03 +1000169 help
170 This driver allows you to utilize the Cryptographic Engines and
171 Security Accelerator (CESA) which can be found on the Marvell Orion
172 and Kirkwood SoCs, such as QNAP's TS-209.
173
174 Currently the driver supports AES in ECB and CBC mode without DMA.
175
Boris BREZILLONf63601f2015-06-18 15:46:20 +0200176config CRYPTO_DEV_MARVELL_CESA
177 tristate "New Marvell's Cryptographic Engine driver"
178 depends on (PLAT_ORION || ARCH_MVEBU || COMPILE_TEST) && HAS_DMA && HAS_IOMEM
179 select CRYPTO_AES
180 select CRYPTO_DES
181 select CRYPTO_BLKCIPHER
182 select CRYPTO_HASH
183 select SRAM
184 help
185 This driver allows you to utilize the Cryptographic Engines and
186 Security Accelerator (CESA) which can be found on the Armada 370.
187
188 This driver is aimed at replacing the mv_cesa driver. This will only
189 happen once it has received proper testing.
190
David S. Miller0a625fd22010-05-19 14:14:04 +1000191config CRYPTO_DEV_NIAGARA2
192 tristate "Niagara2 Stream Processing Unit driver"
David S. Miller50e78162010-09-12 10:44:21 +0800193 select CRYPTO_DES
Herbert Xu596103c2015-06-17 14:58:24 +0800194 select CRYPTO_BLKCIPHER
195 select CRYPTO_HASH
David S. Miller0a625fd22010-05-19 14:14:04 +1000196 depends on SPARC64
197 help
198 Each core of a Niagara2 processor contains a Stream
199 Processing Unit, which itself contains several cryptographic
200 sub-units. One set provides the Modular Arithmetic Unit,
201 used for SSL offload. The other set provides the Cipher
202 Group, which can perform encryption, decryption, hashing,
203 checksumming, and raw copies.
204
Evgeniy Polyakovf7d05612007-10-26 21:31:14 +0800205config CRYPTO_DEV_HIFN_795X
206 tristate "Driver HIFN 795x crypto accelerator chips"
Evgeniy Polyakovc3041f92007-10-11 19:58:16 +0800207 select CRYPTO_DES
Herbert Xu653ebd9c2007-11-27 19:48:27 +0800208 select CRYPTO_BLKCIPHER
Herbert Xu946fef42008-01-26 09:48:44 +1100209 select HW_RANDOM if CRYPTO_DEV_HIFN_795X_RNG
Jan Glauber2707b932007-11-12 21:56:38 +0800210 depends on PCI
Richard Weinberger75b76622011-10-10 12:55:41 +0200211 depends on !ARCH_DMA_ADDR_T_64BIT
Evgeniy Polyakovf7d05612007-10-26 21:31:14 +0800212 help
213 This option allows you to have support for HIFN 795x crypto adapters.
214
Herbert Xu946fef42008-01-26 09:48:44 +1100215config CRYPTO_DEV_HIFN_795X_RNG
216 bool "HIFN 795x random number generator"
217 depends on CRYPTO_DEV_HIFN_795X
218 help
219 Select this option if you want to enable the random number generator
220 on the HIFN 795x crypto adapters.
Evgeniy Polyakovf7d05612007-10-26 21:31:14 +0800221
Kim Phillips8e8ec592011-03-13 16:54:26 +0800222source drivers/crypto/caam/Kconfig
223
Kim Phillips9c4a7962008-06-23 19:50:15 +0800224config CRYPTO_DEV_TALITOS
225 tristate "Talitos Freescale Security Engine (SEC)"
Herbert Xu596103c2015-06-17 14:58:24 +0800226 select CRYPTO_AEAD
Kim Phillips9c4a7962008-06-23 19:50:15 +0800227 select CRYPTO_AUTHENC
Herbert Xu596103c2015-06-17 14:58:24 +0800228 select CRYPTO_BLKCIPHER
229 select CRYPTO_HASH
Kim Phillips9c4a7962008-06-23 19:50:15 +0800230 select HW_RANDOM
231 depends on FSL_SOC
232 help
233 Say 'Y' here to use the Freescale Security Engine (SEC)
234 to offload cryptographic algorithm computation.
235
236 The Freescale SEC is present on PowerQUICC 'E' processors, such
237 as the MPC8349E and MPC8548E.
238
239 To compile this driver as a module, choose M here: the module
240 will be called talitos.
241
LEROY Christophe5b841a62015-04-17 16:32:03 +0200242config CRYPTO_DEV_TALITOS1
243 bool "SEC1 (SEC 1.0 and SEC Lite 1.2)"
244 depends on CRYPTO_DEV_TALITOS
245 depends on PPC_8xx || PPC_82xx
246 default y
247 help
248 Say 'Y' here to use the Freescale Security Engine (SEC) version 1.0
249 found on MPC82xx or the Freescale Security Engine (SEC Lite)
250 version 1.2 found on MPC8xx
251
252config CRYPTO_DEV_TALITOS2
253 bool "SEC2+ (SEC version 2.0 or upper)"
254 depends on CRYPTO_DEV_TALITOS
255 default y if !PPC_8xx
256 help
257 Say 'Y' here to use the Freescale Security Engine (SEC)
258 version 2 and following as found on MPC83xx, MPC85xx, etc ...
259
Christian Hohnstaedt81bef012008-06-25 14:38:47 +0800260config CRYPTO_DEV_IXP4XX
261 tristate "Driver for IXP4xx crypto hardware acceleration"
Krzysztof Hałasa9665c522010-03-25 23:56:05 +0100262 depends on ARCH_IXP4XX && IXP4XX_QMGR && IXP4XX_NPE
Christian Hohnstaedt81bef012008-06-25 14:38:47 +0800263 select CRYPTO_DES
Herbert Xu596103c2015-06-17 14:58:24 +0800264 select CRYPTO_AEAD
Imre Kaloz090657e2008-07-13 20:12:11 +0800265 select CRYPTO_AUTHENC
Christian Hohnstaedt81bef012008-06-25 14:38:47 +0800266 select CRYPTO_BLKCIPHER
267 help
268 Driver for the IXP4xx NPE crypto engine.
269
James Hsiao049359d2009-02-05 16:18:13 +1100270config CRYPTO_DEV_PPC4XX
271 tristate "Driver AMCC PPC4xx crypto accelerator"
272 depends on PPC && 4xx
273 select CRYPTO_HASH
James Hsiao049359d2009-02-05 16:18:13 +1100274 select CRYPTO_BLKCIPHER
275 help
276 This option allows you to have support for AMCC crypto acceleration.
277
Dmitry Kasatkin8628e7c2010-05-03 11:10:59 +0800278config CRYPTO_DEV_OMAP_SHAM
Lokesh Vutlaeaef7e32013-07-26 12:29:14 +0530279 tristate "Support for OMAP MD5/SHA1/SHA2 hw accelerator"
280 depends on ARCH_OMAP2PLUS
Dmitry Kasatkin8628e7c2010-05-03 11:10:59 +0800281 select CRYPTO_SHA1
282 select CRYPTO_MD5
Lokesh Vutlaeaef7e32013-07-26 12:29:14 +0530283 select CRYPTO_SHA256
284 select CRYPTO_SHA512
285 select CRYPTO_HMAC
Dmitry Kasatkin8628e7c2010-05-03 11:10:59 +0800286 help
Lokesh Vutlaeaef7e32013-07-26 12:29:14 +0530287 OMAP processors have MD5/SHA1/SHA2 hw accelerator. Select this if you
288 want to use the OMAP module for MD5/SHA1/SHA2 algorithms.
Dmitry Kasatkin8628e7c2010-05-03 11:10:59 +0800289
Dmitry Kasatkin537559a2010-09-03 19:16:02 +0800290config CRYPTO_DEV_OMAP_AES
291 tristate "Support for OMAP AES hw engine"
Joel Fernandes1bbf6432013-08-17 21:42:35 -0500292 depends on ARCH_OMAP2 || ARCH_OMAP3 || ARCH_OMAP2PLUS
Dmitry Kasatkin537559a2010-09-03 19:16:02 +0800293 select CRYPTO_AES
Herbert Xu596103c2015-06-17 14:58:24 +0800294 select CRYPTO_BLKCIPHER
Dmitry Kasatkin537559a2010-09-03 19:16:02 +0800295 help
296 OMAP processors have AES module accelerator. Select this if you
297 want to use the OMAP module for AES algorithms.
298
Joel Fernandes701d0f12014-02-14 10:49:47 -0600299config CRYPTO_DEV_OMAP_DES
300 tristate "Support for OMAP DES3DES hw engine"
301 depends on ARCH_OMAP2PLUS
302 select CRYPTO_DES
Herbert Xu596103c2015-06-17 14:58:24 +0800303 select CRYPTO_BLKCIPHER
Joel Fernandes701d0f12014-02-14 10:49:47 -0600304 help
305 OMAP processors have DES/3DES module accelerator. Select this if you
306 want to use the OMAP module for DES and 3DES algorithms. Currently
307 the ECB and CBC modes of operation supported by the driver. Also
308 accesses made on unaligned boundaries are also supported.
309
Jamie Ilesce921362011-02-21 16:43:21 +1100310config CRYPTO_DEV_PICOXCELL
311 tristate "Support for picoXcell IPSEC and Layer2 crypto engines"
Jamie Ilesfad8fa42011-10-20 14:10:26 +0200312 depends on ARCH_PICOXCELL && HAVE_CLK
Herbert Xu596103c2015-06-17 14:58:24 +0800313 select CRYPTO_AEAD
Jamie Ilesce921362011-02-21 16:43:21 +1100314 select CRYPTO_AES
315 select CRYPTO_AUTHENC
Herbert Xu596103c2015-06-17 14:58:24 +0800316 select CRYPTO_BLKCIPHER
Jamie Ilesce921362011-02-21 16:43:21 +1100317 select CRYPTO_DES
318 select CRYPTO_CBC
319 select CRYPTO_ECB
320 select CRYPTO_SEQIV
321 help
322 This option enables support for the hardware offload engines in the
323 Picochip picoXcell SoC devices. Select this for IPSEC ESP offload
324 and for 3gpp Layer 2 ciphering support.
325
326 Saying m here will build a module named pipcoxcell_crypto.
327
Javier Martin5de88752013-03-01 12:37:53 +0100328config CRYPTO_DEV_SAHARA
329 tristate "Support for SAHARA crypto accelerator"
Paul Bolle74d24d82013-05-12 13:57:19 +0200330 depends on ARCH_MXC && OF
Javier Martin5de88752013-03-01 12:37:53 +0100331 select CRYPTO_BLKCIPHER
332 select CRYPTO_AES
333 select CRYPTO_ECB
334 help
335 This option enables support for the SAHARA HW crypto accelerator
336 found in some Freescale i.MX chips.
337
Vladimir Zapolskiya49e4902011-04-08 20:40:51 +0800338config CRYPTO_DEV_S5P
Naveen Krishna Chatradhie922e962014-05-08 21:58:14 +0800339 tristate "Support for Samsung S5PV210/Exynos crypto accelerator"
340 depends on ARCH_S5PV210 || ARCH_EXYNOS
Vladimir Zapolskiya49e4902011-04-08 20:40:51 +0800341 select CRYPTO_AES
Vladimir Zapolskiya49e4902011-04-08 20:40:51 +0800342 select CRYPTO_BLKCIPHER
343 help
344 This option allows you to have support for S5P crypto acceleration.
Naveen Krishna Chatradhie922e962014-05-08 21:58:14 +0800345 Select this to offload Samsung S5PV210 or S5PC110, Exynos from AES
Vladimir Zapolskiya49e4902011-04-08 20:40:51 +0800346 algorithms execution.
347
Kent Yoderaef7b312012-04-12 05:39:26 +0000348config CRYPTO_DEV_NX
Dan Streetman7011a122015-05-07 13:49:17 -0400349 bool "Support for IBM PowerPC Nest (NX) cryptographic acceleration"
350 depends on PPC64
Kent Yoderaef7b312012-04-12 05:39:26 +0000351 help
Dan Streetman7011a122015-05-07 13:49:17 -0400352 This enables support for the NX hardware cryptographic accelerator
353 coprocessor that is in IBM PowerPC P7+ or later processors. This
354 does not actually enable any drivers, it only allows you to select
355 which acceleration type (encryption and/or compression) to enable.
Seth Jennings322cacc2012-07-19 09:42:38 -0500356
357if CRYPTO_DEV_NX
358 source "drivers/crypto/nx/Kconfig"
359endif
Kent Yoderaef7b312012-04-12 05:39:26 +0000360
Andreas Westin2789c082012-04-30 10:11:17 +0200361config CRYPTO_DEV_UX500
362 tristate "Driver for ST-Ericsson UX500 crypto hardware acceleration"
363 depends on ARCH_U8500
Andreas Westin2789c082012-04-30 10:11:17 +0200364 help
365 Driver for ST-Ericsson UX500 crypto engine.
366
367if CRYPTO_DEV_UX500
368 source "drivers/crypto/ux500/Kconfig"
369endif # if CRYPTO_DEV_UX500
370
Sonic Zhangb8840092012-06-04 12:24:47 +0800371config CRYPTO_DEV_BFIN_CRC
372 tristate "Support for Blackfin CRC hardware"
373 depends on BF60x
374 help
375 Newer Blackfin processors have CRC hardware. Select this if you
376 want to use the Blackfin CRC module.
377
Nicolas Royerbd3c7b52012-07-01 19:19:44 +0200378config CRYPTO_DEV_ATMEL_AES
379 tristate "Support for Atmel AES hw accelerator"
380 depends on ARCH_AT91
Nicolas Royerbd3c7b52012-07-01 19:19:44 +0200381 select CRYPTO_AES
Nicolas Royerbd3c7b52012-07-01 19:19:44 +0200382 select CRYPTO_BLKCIPHER
Tushar Behera22eed1c2012-08-07 17:32:14 +0530383 select AT_HDMAC
Nicolas Royerbd3c7b52012-07-01 19:19:44 +0200384 help
385 Some Atmel processors have AES hw accelerator.
386 Select this if you want to use the Atmel module for
387 AES algorithms.
388
389 To compile this driver as a module, choose M here: the module
390 will be called atmel-aes.
391
Nicolas Royer13802002012-07-01 19:19:45 +0200392config CRYPTO_DEV_ATMEL_TDES
393 tristate "Support for Atmel DES/TDES hw accelerator"
394 depends on ARCH_AT91
395 select CRYPTO_DES
Nicolas Royer13802002012-07-01 19:19:45 +0200396 select CRYPTO_BLKCIPHER
397 help
398 Some Atmel processors have DES/TDES hw accelerator.
399 Select this if you want to use the Atmel module for
400 DES/TDES algorithms.
401
402 To compile this driver as a module, choose M here: the module
403 will be called atmel-tdes.
404
Nicolas Royerebc82ef2012-07-01 19:19:46 +0200405config CRYPTO_DEV_ATMEL_SHA
Nicolas Royerd4905b32013-02-20 17:10:26 +0100406 tristate "Support for Atmel SHA hw accelerator"
Nicolas Royerebc82ef2012-07-01 19:19:46 +0200407 depends on ARCH_AT91
Herbert Xu596103c2015-06-17 14:58:24 +0800408 select CRYPTO_HASH
Nicolas Royerebc82ef2012-07-01 19:19:46 +0200409 help
Nicolas Royerd4905b32013-02-20 17:10:26 +0100410 Some Atmel processors have SHA1/SHA224/SHA256/SHA384/SHA512
411 hw accelerator.
Nicolas Royerebc82ef2012-07-01 19:19:46 +0200412 Select this if you want to use the Atmel module for
Nicolas Royerd4905b32013-02-20 17:10:26 +0100413 SHA1/SHA224/SHA256/SHA384/SHA512 algorithms.
Nicolas Royerebc82ef2012-07-01 19:19:46 +0200414
415 To compile this driver as a module, choose M here: the module
416 will be called atmel-sha.
417
Tom Lendackyf1147662013-11-12 11:46:51 -0600418config CRYPTO_DEV_CCP
419 bool "Support for AMD Cryptographic Coprocessor"
Tom Lendacky6c506342015-02-03 13:07:29 -0600420 depends on ((X86 && PCI) || (ARM64 && (OF_ADDRESS || ACPI))) && HAS_IOMEM
Tom Lendackyf1147662013-11-12 11:46:51 -0600421 help
422 The AMD Cryptographic Coprocessor provides hardware support
423 for encryption, hashing and related operations.
424
425if CRYPTO_DEV_CCP
426 source "drivers/crypto/ccp/Kconfig"
427endif
428
Marek Vasut15b59e72013-12-10 20:26:21 +0100429config CRYPTO_DEV_MXS_DCP
430 tristate "Support for Freescale MXS DCP"
431 depends on ARCH_MXS
Marek Vasut15b59e72013-12-10 20:26:21 +0100432 select CRYPTO_CBC
433 select CRYPTO_ECB
434 select CRYPTO_AES
435 select CRYPTO_BLKCIPHER
Herbert Xu596103c2015-06-17 14:58:24 +0800436 select CRYPTO_HASH
Marek Vasut15b59e72013-12-10 20:26:21 +0100437 help
438 The Freescale i.MX23/i.MX28 has SHA1/SHA256 and AES128 CBC/ECB
439 co-processor on the die.
440
441 To compile this driver as a module, choose M here: the module
442 will be called mxs-dcp.
443
Tadeusz Strukcea40012014-06-05 13:44:39 -0700444source "drivers/crypto/qat/Kconfig"
Stanimir Varbanovc6727522014-06-25 19:28:58 +0300445
446config CRYPTO_DEV_QCE
447 tristate "Qualcomm crypto engine accelerator"
Chen Gang71d932d2014-07-13 11:01:38 +0800448 depends on (ARCH_QCOM || COMPILE_TEST) && HAS_DMA && HAS_IOMEM
Stanimir Varbanovc6727522014-06-25 19:28:58 +0300449 select CRYPTO_AES
450 select CRYPTO_DES
451 select CRYPTO_ECB
452 select CRYPTO_CBC
453 select CRYPTO_XTS
454 select CRYPTO_CTR
Stanimir Varbanovc6727522014-06-25 19:28:58 +0300455 select CRYPTO_BLKCIPHER
456 help
457 This driver supports Qualcomm crypto engine accelerator
458 hardware. To compile this driver as a module, choose M here. The
459 module will be called qcrypto.
460
Leonidas S. Barbosad2e3ae62015-02-06 14:59:48 -0200461config CRYPTO_DEV_VMX
462 bool "Support for VMX cryptographic acceleration instructions"
463 depends on PPC64
Leonidas S. Barbosad2e3ae62015-02-06 14:59:48 -0200464 help
465 Support for VMX cryptographic acceleration instructions.
466
467source "drivers/crypto/vmx/Kconfig"
468
James Hartleyd358f1a2015-03-12 23:17:26 +0000469config CRYPTO_DEV_IMGTEC_HASH
James Hartleyd358f1a2015-03-12 23:17:26 +0000470 tristate "Imagination Technologies hardware hash accelerator"
Geert Uytterhoeven8c98ebd2015-04-23 20:03:58 +0200471 depends on MIPS || COMPILE_TEST
472 depends on HAS_DMA
James Hartleyd358f1a2015-03-12 23:17:26 +0000473 select CRYPTO_MD5
474 select CRYPTO_SHA1
James Hartleyd358f1a2015-03-12 23:17:26 +0000475 select CRYPTO_SHA256
476 select CRYPTO_HASH
477 help
478 This driver interfaces with the Imagination Technologies
479 hardware hash accelerator. Supporting MD5/SHA1/SHA224/SHA256
480 hashing algorithms.
481
Jan Engelhardtb5114312007-07-15 23:39:36 -0700482endif # CRYPTO_HW