blob: 0b1bb91d46a9c58ed6b70249ae182b9e702a585f [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/*
2 * drivers/mtd/nand/edb7312.c
3 *
David Woodhouse151e7652006-05-14 01:51:54 +01004 * Copyright (C) 2002 Marius Gröger (mag@sysgo.de)
Linus Torvalds1da177e2005-04-16 15:20:36 -07005 *
6 * Derived from drivers/mtd/nand/autcpu12.c
7 * Copyright (c) 2001 Thomas Gleixner (gleixner@autronix.de)
8 *
Linus Torvalds1da177e2005-04-16 15:20:36 -07009 * This program is free software; you can redistribute it and/or modify
10 * it under the terms of the GNU General Public License version 2 as
11 * published by the Free Software Foundation.
12 *
13 * Overview:
14 * This is a device driver for the NAND flash device found on the
15 * CLEP7312 board which utilizes the Toshiba TC58V64AFT part. This is
16 * a 64Mibit (8MiB x 8 bits) NAND flash device.
17 */
18
19#include <linux/slab.h>
20#include <linux/module.h>
21#include <linux/init.h>
22#include <linux/mtd/mtd.h>
23#include <linux/mtd/nand.h>
24#include <linux/mtd/partitions.h>
25#include <asm/io.h>
Russell Kinga09e64f2008-08-05 16:14:15 +010026#include <mach/hardware.h> /* for CLPS7111_VIRT_BASE */
Linus Torvalds1da177e2005-04-16 15:20:36 -070027#include <asm/sizes.h>
28#include <asm/hardware/clps7111.h>
29
30/*
31 * MTD structure for EDB7312 board
32 */
33static struct mtd_info *ep7312_mtd = NULL;
34
35/*
36 * Values specific to the EDB7312 board (used with EP7312 processor)
37 */
38#define EP7312_FIO_PBASE 0x10000000 /* Phys address of flash */
39#define EP7312_PXDR 0x0001 /*
40 * IO offset to Port B data register
41 * where the CLE, ALE and NCE pins
42 * are wired to.
43 */
44#define EP7312_PXDDR 0x0041 /*
45 * IO offset to Port B data direction
46 * register so we can control the IO
47 * lines.
48 */
49
50/*
51 * Module stuff
52 */
53
54static unsigned long ep7312_fio_pbase = EP7312_FIO_PBASE;
David Woodhousee0c7d762006-05-13 18:07:53 +010055static void __iomem *ep7312_pxdr = (void __iomem *)EP7312_PXDR;
56static void __iomem *ep7312_pxddr = (void __iomem *)EP7312_PXDDR;
Linus Torvalds1da177e2005-04-16 15:20:36 -070057
Linus Torvalds1da177e2005-04-16 15:20:36 -070058/*
59 * Define static partitions for flash device
60 */
61static struct mtd_partition partition_info[] = {
David Woodhousee0c7d762006-05-13 18:07:53 +010062 {.name = "EP7312 Nand Flash",
63 .offset = 0,
64 .size = 8 * 1024 * 1024}
Linus Torvalds1da177e2005-04-16 15:20:36 -070065};
David Woodhousee0c7d762006-05-13 18:07:53 +010066
Linus Torvalds1da177e2005-04-16 15:20:36 -070067#define NUM_PARTITIONS 1
68
Thomas Gleixner61b03bd2005-11-07 11:15:49 +000069/*
Linus Torvalds1da177e2005-04-16 15:20:36 -070070 * hardware specific access to control-lines
Thomas Gleixner7abd3ef2006-05-23 23:25:53 +020071 *
Roland Stigge9d7b4b52007-07-18 14:56:11 +020072 * NAND_NCE: bit 0 -> bit 6 (bit 7 = 1)
Thomas Gleixner7abd3ef2006-05-23 23:25:53 +020073 * NAND_CLE: bit 1 -> bit 4
74 * NAND_ALE: bit 2 -> bit 5
Linus Torvalds1da177e2005-04-16 15:20:36 -070075 */
Thomas Gleixner7abd3ef2006-05-23 23:25:53 +020076static void ep7312_hwcontrol(struct mtd_info *mtd, int cmd, unsigned int ctrl)
Linus Torvalds1da177e2005-04-16 15:20:36 -070077{
Thomas Gleixner7abd3ef2006-05-23 23:25:53 +020078 struct nand_chip *chip = mtd->priv;
Thomas Gleixner61b03bd2005-11-07 11:15:49 +000079
Thomas Gleixner7abd3ef2006-05-23 23:25:53 +020080 if (ctrl & NAND_CTRL_CHANGE) {
Roland Stigge9d7b4b52007-07-18 14:56:11 +020081 unsigned char bits = 0x80;
Thomas Gleixner61b03bd2005-11-07 11:15:49 +000082
Roland Stigge9d7b4b52007-07-18 14:56:11 +020083 bits |= (ctrl & (NAND_CLE | NAND_ALE)) << 3;
84 bits |= (ctrl & NAND_NCE) ? 0x00 : 0x40;
Thomas Gleixner61b03bd2005-11-07 11:15:49 +000085
Roland Stigge9d7b4b52007-07-18 14:56:11 +020086 clps_writeb((clps_readb(ep7312_pxdr) & 0xF0) | bits,
Thomas Gleixner7abd3ef2006-05-23 23:25:53 +020087 ep7312_pxdr);
Linus Torvalds1da177e2005-04-16 15:20:36 -070088 }
Thomas Gleixner7abd3ef2006-05-23 23:25:53 +020089 if (cmd != NAND_CMD_NONE)
90 writeb(cmd, chip->IO_ADDR_W);
Linus Torvalds1da177e2005-04-16 15:20:36 -070091}
92
93/*
94 * read device ready pin
95 */
96static int ep7312_device_ready(struct mtd_info *mtd)
97{
98 return 1;
99}
David Woodhousee0c7d762006-05-13 18:07:53 +0100100
Linus Torvalds1da177e2005-04-16 15:20:36 -0700101/*
102 * Main initialization routine
103 */
David Woodhousee0c7d762006-05-13 18:07:53 +0100104static int __init ep7312_init(void)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700105{
106 struct nand_chip *this;
David Woodhousee0c7d762006-05-13 18:07:53 +0100107 void __iomem *ep7312_fio_base;
Thomas Gleixner61b03bd2005-11-07 11:15:49 +0000108
Linus Torvalds1da177e2005-04-16 15:20:36 -0700109 /* Allocate memory for MTD device structure and private data */
David Woodhousee0c7d762006-05-13 18:07:53 +0100110 ep7312_mtd = kmalloc(sizeof(struct mtd_info) + sizeof(struct nand_chip), GFP_KERNEL);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700111 if (!ep7312_mtd) {
112 printk("Unable to allocate EDB7312 NAND MTD device structure.\n");
113 return -ENOMEM;
114 }
Thomas Gleixner61b03bd2005-11-07 11:15:49 +0000115
Joe Perches8e87d782008-02-03 17:22:34 +0200116 /* map physical address */
Linus Torvalds1da177e2005-04-16 15:20:36 -0700117 ep7312_fio_base = ioremap(ep7312_fio_pbase, SZ_1K);
David Woodhousee0c7d762006-05-13 18:07:53 +0100118 if (!ep7312_fio_base) {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700119 printk("ioremap EDB7312 NAND flash failed\n");
120 kfree(ep7312_mtd);
121 return -EIO;
122 }
Thomas Gleixner61b03bd2005-11-07 11:15:49 +0000123
Linus Torvalds1da177e2005-04-16 15:20:36 -0700124 /* Get pointer to private data */
David Woodhousee0c7d762006-05-13 18:07:53 +0100125 this = (struct nand_chip *)(&ep7312_mtd[1]);
Thomas Gleixner61b03bd2005-11-07 11:15:49 +0000126
Linus Torvalds1da177e2005-04-16 15:20:36 -0700127 /* Initialize structures */
David Woodhousee0c7d762006-05-13 18:07:53 +0100128 memset(ep7312_mtd, 0, sizeof(struct mtd_info));
129 memset(this, 0, sizeof(struct nand_chip));
Thomas Gleixner61b03bd2005-11-07 11:15:49 +0000130
Linus Torvalds1da177e2005-04-16 15:20:36 -0700131 /* Link the private data with the MTD structure */
132 ep7312_mtd->priv = this;
David Woodhouse552d9202006-05-14 01:20:46 +0100133 ep7312_mtd->owner = THIS_MODULE;
Thomas Gleixner61b03bd2005-11-07 11:15:49 +0000134
Linus Torvalds1da177e2005-04-16 15:20:36 -0700135 /*
136 * Set GPIO Port B control register so that the pins are configured
137 * to be outputs for controlling the NAND flash.
138 */
139 clps_writeb(0xf0, ep7312_pxddr);
Thomas Gleixner61b03bd2005-11-07 11:15:49 +0000140
Linus Torvalds1da177e2005-04-16 15:20:36 -0700141 /* insert callbacks */
142 this->IO_ADDR_R = ep7312_fio_base;
143 this->IO_ADDR_W = ep7312_fio_base;
Thomas Gleixner7abd3ef2006-05-23 23:25:53 +0200144 this->cmd_ctrl = ep7312_hwcontrol;
Linus Torvalds1da177e2005-04-16 15:20:36 -0700145 this->dev_ready = ep7312_device_ready;
146 /* 15 us command delay time */
147 this->chip_delay = 15;
Thomas Gleixner61b03bd2005-11-07 11:15:49 +0000148
Linus Torvalds1da177e2005-04-16 15:20:36 -0700149 /* Scan to find existence of the device */
David Woodhousee0c7d762006-05-13 18:07:53 +0100150 if (nand_scan(ep7312_mtd, 1)) {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700151 iounmap((void *)ep7312_fio_base);
David Woodhousee0c7d762006-05-13 18:07:53 +0100152 kfree(ep7312_mtd);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700153 return -ENXIO;
154 }
Linus Torvalds1da177e2005-04-16 15:20:36 -0700155 ep7312_mtd->name = "edb7312-nand";
Thomas Gleixner61b03bd2005-11-07 11:15:49 +0000156
Linus Torvalds1da177e2005-04-16 15:20:36 -0700157 /* Register the partitions */
Dmitry Eremin-Solenikov6cb03c92011-06-02 18:00:35 +0400158 mtd_device_register(ep7312_mtd, NULL, 0,
159 partition_info, NUM_PARTITIONS);
Thomas Gleixner61b03bd2005-11-07 11:15:49 +0000160
Linus Torvalds1da177e2005-04-16 15:20:36 -0700161 /* Return happy */
162 return 0;
163}
David Woodhousee0c7d762006-05-13 18:07:53 +0100164
Linus Torvalds1da177e2005-04-16 15:20:36 -0700165module_init(ep7312_init);
166
167/*
168 * Clean up routine
169 */
David Woodhousee0c7d762006-05-13 18:07:53 +0100170static void __exit ep7312_cleanup(void)
Linus Torvalds1da177e2005-04-16 15:20:36 -0700171{
David Woodhousee0c7d762006-05-13 18:07:53 +0100172 struct nand_chip *this = (struct nand_chip *)&ep7312_mtd[1];
Thomas Gleixner61b03bd2005-11-07 11:15:49 +0000173
Linus Torvalds1da177e2005-04-16 15:20:36 -0700174 /* Release resources, unregister device */
David Woodhousee0c7d762006-05-13 18:07:53 +0100175 nand_release(ap7312_mtd);
Thomas Gleixner61b03bd2005-11-07 11:15:49 +0000176
Amol Lad25f0c652006-09-21 18:12:43 +0530177 /* Release io resource */
Amol Lad76a50272006-10-02 09:48:23 +0100178 iounmap(this->IO_ADDR_R);
Amol Lad25f0c652006-09-21 18:12:43 +0530179
Linus Torvalds1da177e2005-04-16 15:20:36 -0700180 /* Free the MTD device structure */
David Woodhousee0c7d762006-05-13 18:07:53 +0100181 kfree(ep7312_mtd);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700182}
David Woodhousee0c7d762006-05-13 18:07:53 +0100183
Linus Torvalds1da177e2005-04-16 15:20:36 -0700184module_exit(ep7312_cleanup);
185
186MODULE_LICENSE("GPL");
187MODULE_AUTHOR("Marius Groeger <mag@sysgo.de>");
188MODULE_DESCRIPTION("MTD map driver for Cogent EDB7312 board");