blob: 1db77b650878058f5610e38724c9b5423b5d7177 [file] [log] [blame]
Chia-I Wue18ff1b2014-08-07 13:38:51 +08001/*
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -06002 * Vulkan
Chia-I Wue18ff1b2014-08-07 13:38:51 +08003 *
4 * Copyright (C) 2014 LunarG, Inc.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included
14 * in all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
21 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
22 * DEALINGS IN THE SOFTWARE.
Chia-I Wu44e42362014-09-02 08:32:09 +080023 *
24 * Authors:
25 * Chia-I Wu <olv@lunarg.com>
Chia-I Wue18ff1b2014-08-07 13:38:51 +080026 */
27
28#include "dev.h"
29#include "mem.h"
30#include "query.h"
Courtney Goeltzenleuchter29862812015-04-16 09:13:59 -060031#include "genhw/genhw.h"
Chia-I Wue18ff1b2014-08-07 13:38:51 +080032
33static void query_destroy(struct intel_obj *obj)
34{
35 struct intel_query *query = intel_query_from_obj(obj);
36
37 intel_query_destroy(query);
38}
39
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -060040static VkResult query_get_info(struct intel_base *base, int type,
Mark Lobodzinskie2d07a52015-01-29 08:55:56 -060041 size_t *size, void *data)
Chia-I Wue18ff1b2014-08-07 13:38:51 +080042{
43 struct intel_query *query = intel_query_from_base(base);
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -060044 VkResult ret = VK_SUCCESS;
Chia-I Wue18ff1b2014-08-07 13:38:51 +080045
46 switch (type) {
Tony Barbour8205d902015-04-16 15:59:00 -060047 case VK_OBJECT_INFO_TYPE_MEMORY_REQUIREMENTS:
Chia-I Wue18ff1b2014-08-07 13:38:51 +080048 {
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -060049 VkMemoryRequirements *mem_req = data;
Chia-I Wue18ff1b2014-08-07 13:38:51 +080050
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -060051 *size = sizeof(VkMemoryRequirements);
Jon Ashburn408daec2014-12-05 09:23:52 -070052 if (data == NULL)
53 return ret;
Chia-I Wue18ff1b2014-08-07 13:38:51 +080054 mem_req->size = query->slot_stride * query->slot_count;
55 mem_req->alignment = 64;
Jeremy Hayesd02809a2015-04-15 14:17:56 -060056 mem_req->memPropsAllowed = INTEL_MEMORY_PROPERTY_ALL;
Chia-I Wue18ff1b2014-08-07 13:38:51 +080057 }
58 break;
59 default:
60 ret = intel_base_get_info(base, type, size, data);
61 break;
62 }
63
64 return ret;
65}
66
Courtney Goeltzenleuchter29862812015-04-16 09:13:59 -060067static void query_init_pipeline_statistics(
68 struct intel_dev *dev,
69 const VkQueryPoolCreateInfo *info,
70 struct intel_query *query)
71{
72 /*
73 * Note: order defined by Vulkan spec.
74 */
75 const uint32_t regs[][2] = {
76 {VK_QUERY_PIPELINE_STATISTIC_IA_PRIMITIVES_BIT, GEN6_REG_IA_PRIMITIVES_COUNT},
77 {VK_QUERY_PIPELINE_STATISTIC_VS_INVOCATIONS_BIT, GEN6_REG_VS_INVOCATION_COUNT},
78 {VK_QUERY_PIPELINE_STATISTIC_GS_INVOCATIONS_BIT, GEN6_REG_GS_INVOCATION_COUNT},
79 {VK_QUERY_PIPELINE_STATISTIC_GS_PRIMITIVES_BIT, GEN6_REG_GS_PRIMITIVES_COUNT},
80 {VK_QUERY_PIPELINE_STATISTIC_C_INVOCATIONS_BIT, GEN6_REG_CL_INVOCATION_COUNT},
81 {VK_QUERY_PIPELINE_STATISTIC_C_PRIMITIVES_BIT, GEN6_REG_CL_PRIMITIVES_COUNT},
82 {VK_QUERY_PIPELINE_STATISTIC_FS_INVOCATIONS_BIT, GEN6_REG_PS_INVOCATION_COUNT},
83 {VK_QUERY_PIPELINE_STATISTIC_TCS_PATCHES_BIT, (intel_gpu_gen(dev->gpu) >= INTEL_GEN(7)) ? GEN7_REG_HS_INVOCATION_COUNT : 0},
84 {VK_QUERY_PIPELINE_STATISTIC_TES_INVOCATIONS_BIT, (intel_gpu_gen(dev->gpu) >= INTEL_GEN(7)) ? GEN7_REG_DS_INVOCATION_COUNT : 0},
85 {VK_QUERY_PIPELINE_STATISTIC_CS_INVOCATIONS_BIT, 0}
86 };
87 STATIC_ASSERT(ARRAY_SIZE(regs) < 32);
88 uint32_t i;
89 uint32_t reg_count = 0;
90
91 /*
92 * Only query registers indicated via pipeline statistics flags.
93 * If HW does not support a flag, fill value with 0.
94 */
95 for (i=0; i < ARRAY_SIZE(regs); i++) {
96 if ((regs[i][0] & info->pipelineStatistics)) {
97 query->regs[reg_count] = regs[i][1];
98 reg_count++;
99 }
100 }
101
102 query->reg_count = reg_count;
103 query->slot_stride = u_align(reg_count * sizeof(uint64_t) * 2, 64);
104}
105
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -0600106VkResult intel_query_create(struct intel_dev *dev,
Courtney Goeltzenleuchter29862812015-04-16 09:13:59 -0600107 const VkQueryPoolCreateInfo *info,
108 struct intel_query **query_ret)
Chia-I Wue18ff1b2014-08-07 13:38:51 +0800109{
110 struct intel_query *query;
111
Chia-I Wu545c2e12015-02-22 13:19:54 +0800112 query = (struct intel_query *) intel_base_create(&dev->base.handle,
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600113 sizeof(*query), dev->base.dbg, VK_DBG_OBJECT_QUERY_POOL,
Chia-I Wu545c2e12015-02-22 13:19:54 +0800114 info, 0);
Chia-I Wue18ff1b2014-08-07 13:38:51 +0800115 if (!query)
Tony Barbour8205d902015-04-16 15:59:00 -0600116 return VK_ERROR_OUT_OF_HOST_MEMORY;
Chia-I Wue18ff1b2014-08-07 13:38:51 +0800117
118 query->type = info->queryType;
119 query->slot_count = info->slots;
120
Chia-I Wu659650f2014-08-07 14:11:49 +0800121 /*
122 * For each query type, the GPU will be asked to write the values of some
123 * registers to a buffer before and after a sequence of commands. We will
124 * compare the differences to get the query results.
125 */
Chia-I Wue18ff1b2014-08-07 13:38:51 +0800126 switch (info->queryType) {
Tony Barbour8205d902015-04-16 15:59:00 -0600127 case VK_QUERY_TYPE_OCCLUSION:
Chia-I Wu759fa2e2014-08-30 18:44:47 +0800128 query->slot_stride = u_align(sizeof(uint64_t) * 2, 64);
Chia-I Wue18ff1b2014-08-07 13:38:51 +0800129 break;
Tony Barbour8205d902015-04-16 15:59:00 -0600130 case VK_QUERY_TYPE_PIPELINE_STATISTICS:
Courtney Goeltzenleuchter29862812015-04-16 09:13:59 -0600131 query_init_pipeline_statistics(dev, info, query);
Chia-I Wue18ff1b2014-08-07 13:38:51 +0800132 break;
133 default:
134 break;
135 }
136
137 if (!query->slot_stride) {
138 intel_query_destroy(query);
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600139 return VK_ERROR_INVALID_VALUE;
Chia-I Wue18ff1b2014-08-07 13:38:51 +0800140 }
141
142 query->obj.base.get_info = query_get_info;
143 query->obj.destroy = query_destroy;
144
145 *query_ret = query;
146
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600147 return VK_SUCCESS;
Chia-I Wue18ff1b2014-08-07 13:38:51 +0800148}
149
150void intel_query_destroy(struct intel_query *query)
151{
152 intel_base_destroy(&query->obj.base);
153}
154
Chia-I Wu659650f2014-08-07 14:11:49 +0800155static void
156query_process_occlusion(const struct intel_query *query,
Mark Lobodzinskie2d07a52015-01-29 08:55:56 -0600157 uint32_t count, const uint8_t *raw,
Chia-I Wu659650f2014-08-07 14:11:49 +0800158 uint64_t *results)
159{
Mark Lobodzinskie2d07a52015-01-29 08:55:56 -0600160 uint32_t i;
Chia-I Wu659650f2014-08-07 14:11:49 +0800161
162 for (i = 0; i < count; i++) {
163 const uint32_t *pair = (const uint32_t *) raw;
164
165 results[i] = pair[1] - pair[0];
166 raw += query->slot_stride;
167 }
168}
169
170static void
171query_process_pipeline_statistics(const struct intel_query *query,
Mark Lobodzinskie2d07a52015-01-29 08:55:56 -0600172 uint32_t count, const uint8_t *raw,
Courtney Goeltzenleuchter29862812015-04-16 09:13:59 -0600173 void *results)
Chia-I Wu659650f2014-08-07 14:11:49 +0800174{
Courtney Goeltzenleuchter29862812015-04-16 09:13:59 -0600175 const uint32_t num_regs = query->reg_count;
Mark Lobodzinskie2d07a52015-01-29 08:55:56 -0600176 uint32_t i, j;
Chia-I Wu659650f2014-08-07 14:11:49 +0800177
178 for (i = 0; i < count; i++) {
179 const uint64_t *before = (const uint64_t *) raw;
180 const uint64_t *after = before + num_regs;
181 uint64_t *dst = (uint64_t *) (results + i);
182
183 for (j = 0; j < num_regs; j++)
184 dst[j] = after[j] - before[j];
185
186 raw += query->slot_stride;
187 }
188}
189
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -0600190VkResult intel_query_get_results(struct intel_query *query,
Courtney Goeltzenleuchter29862812015-04-16 09:13:59 -0600191 uint32_t slot_start, uint32_t slot_count,
192 void *results)
Chia-I Wue18ff1b2014-08-07 13:38:51 +0800193{
194 const uint8_t *ptr;
Chia-I Wue18ff1b2014-08-07 13:38:51 +0800195
196 if (!query->obj.mem)
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600197 return VK_ERROR_MEMORY_NOT_BOUND;
Chia-I Wue18ff1b2014-08-07 13:38:51 +0800198
199 if (intel_mem_is_busy(query->obj.mem))
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600200 return VK_NOT_READY;
Chia-I Wue18ff1b2014-08-07 13:38:51 +0800201
202 ptr = (const uint8_t *) intel_mem_map_sync(query->obj.mem, false);
203 if (!ptr)
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600204 return VK_ERROR_MEMORY_MAP_FAILED;
Chia-I Wue18ff1b2014-08-07 13:38:51 +0800205
206 ptr += query->obj.offset + query->slot_stride * slot_start;
207
208 switch (query->type) {
Tony Barbour8205d902015-04-16 15:59:00 -0600209 case VK_QUERY_TYPE_OCCLUSION:
Chia-I Wu659650f2014-08-07 14:11:49 +0800210 query_process_occlusion(query, slot_count, ptr, results);
Chia-I Wue18ff1b2014-08-07 13:38:51 +0800211 break;
Tony Barbour8205d902015-04-16 15:59:00 -0600212 case VK_QUERY_TYPE_PIPELINE_STATISTICS:
Chia-I Wu659650f2014-08-07 14:11:49 +0800213 query_process_pipeline_statistics(query, slot_count, ptr, results);
Chia-I Wue18ff1b2014-08-07 13:38:51 +0800214 break;
215 default:
216 assert(0);
217 break;
218 }
219
220 intel_mem_unmap(query->obj.mem);
221
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600222 return VK_SUCCESS;
Chia-I Wue18ff1b2014-08-07 13:38:51 +0800223}
224
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -0600225ICD_EXPORT VkResult VKAPI vkCreateQueryPool(
Courtney Goeltzenleuchter29862812015-04-16 09:13:59 -0600226 VkDevice device,
227 const VkQueryPoolCreateInfo* pCreateInfo,
228 VkQueryPool* pQueryPool)
Chia-I Wue18ff1b2014-08-07 13:38:51 +0800229{
Chia-I Wuf667a6a2014-08-07 14:15:01 +0800230 struct intel_dev *dev = intel_dev(device);
231
232 return intel_query_create(dev, pCreateInfo,
233 (struct intel_query **) pQueryPool);
Chia-I Wue18ff1b2014-08-07 13:38:51 +0800234}
235
Courtney Goeltzenleuchter382489d2015-04-10 08:34:15 -0600236ICD_EXPORT VkResult VKAPI vkGetQueryPoolResults(
Mike Stroyan230e6252015-04-17 12:36:38 -0600237 VkDevice device,
Courtney Goeltzenleuchter29862812015-04-16 09:13:59 -0600238 VkQueryPool queryPool,
Mark Lobodzinskie2d07a52015-01-29 08:55:56 -0600239 uint32_t startQuery,
240 uint32_t queryCount,
241 size_t* pDataSize,
Tony Barbour8205d902015-04-16 15:59:00 -0600242 void* pData,
243 VkQueryResultFlags flags)
Chia-I Wue18ff1b2014-08-07 13:38:51 +0800244{
Chia-I Wuf667a6a2014-08-07 14:15:01 +0800245 struct intel_query *query = intel_query(queryPool);
246
247 switch (query->type) {
Tony Barbour8205d902015-04-16 15:59:00 -0600248 case VK_QUERY_TYPE_OCCLUSION:
Chia-I Wuf667a6a2014-08-07 14:15:01 +0800249 *pDataSize = sizeof(uint64_t) * queryCount;
250 break;
Tony Barbour8205d902015-04-16 15:59:00 -0600251 case VK_QUERY_TYPE_PIPELINE_STATISTICS:
Courtney Goeltzenleuchter29862812015-04-16 09:13:59 -0600252 *pDataSize = query->slot_stride * queryCount;
Chia-I Wuf667a6a2014-08-07 14:15:01 +0800253 break;
254 default:
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600255 return VK_ERROR_INVALID_HANDLE;
Chia-I Wuf667a6a2014-08-07 14:15:01 +0800256 break;
257 }
258
259 if (pData)
260 return intel_query_get_results(query, startQuery, queryCount, pData);
261 else
Courtney Goeltzenleuchter9cc421e2015-04-08 15:36:08 -0600262 return VK_SUCCESS;
Chia-I Wue18ff1b2014-08-07 13:38:51 +0800263}