blob: 915bad654923364c61bc49ec125364410f1f48a5 [file] [log] [blame]
Chia-I Wu214dac62014-08-05 11:07:40 +08001/*
2 * XGL
3 *
4 * Copyright (C) 2014 LunarG, Inc.
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice shall be included
14 * in all copies or substantial portions of the Software.
15 *
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
18 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
19 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
20 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
21 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
22 * DEALINGS IN THE SOFTWARE.
Chia-I Wu44e42362014-09-02 08:32:09 +080023 *
24 * Authors:
25 * Chia-I Wu <olv@lunarg.com>
Chia-I Wu214dac62014-08-05 11:07:40 +080026 */
27
28#ifndef GPU_H
29#define GPU_H
30
31#include "intel.h"
32
Chia-I Wu9269d1c2014-08-16 12:47:47 +080033#define INTEL_GPU_ASSERT(gpu, min_gen, max_gen) \
34 assert(intel_gpu_gen(gpu) >= INTEL_GEN(min_gen) && \
35 intel_gpu_gen(gpu) <= INTEL_GEN(max_gen))
36
Chia-I Wu1db76e02014-09-15 14:21:14 +080037enum intel_ext_type {
38 INTEL_EXT_WSI_X11,
39
40 INTEL_EXT_COUNT,
41 INTEL_EXT_INVALID = INTEL_EXT_COUNT,
42};
43
Chia-I Wu214dac62014-08-05 11:07:40 +080044enum intel_gpu_engine_type {
45 /* TODO BLT support */
46 INTEL_GPU_ENGINE_3D,
47
48 INTEL_GPU_ENGINE_COUNT
49};
50
Chia-I Wud8965932014-10-13 13:32:37 +080051struct intel_winsys;
Chia-I Wu1db76e02014-09-15 14:21:14 +080052struct intel_wsi_x11;
53
Chia-I Wu214dac62014-08-05 11:07:40 +080054/*
55 * intel_gpu is the only object that does not inherit from intel_base.
56 */
57struct intel_gpu {
Jon Ashburn70f97242014-12-03 11:13:40 -070058 const XGL_LAYER_DISPATCH_TABLE *dispatch;
Chia-I Wu214dac62014-08-05 11:07:40 +080059
60 struct intel_gpu *next;
61
62 int devid; /* PCI device ID */
Chia-I Wuf07865e2014-09-15 13:52:21 +080063 char *primary_node; /* path to the primary node */
64 char *render_node; /* path to the render node */
65 int gen_opaque; /* always read this with intel_gpu_gen() */
Chia-I Wu960f1952014-08-28 23:27:10 +080066 int gt;
Chia-I Wu214dac62014-08-05 11:07:40 +080067
Chia-I Wubd657942014-08-21 14:37:35 +080068 XGL_GPU_SIZE max_batch_buffer_size;
Chia-I Wud6109bb2014-08-21 09:12:19 +080069 XGL_UINT batch_buffer_reloc_count;
Chia-I Wu214dac62014-08-05 11:07:40 +080070
71 /*
Chia-I Wuf07865e2014-09-15 13:52:21 +080072 * The enabled hardware features could be limited by the kernel. These
73 * mutable fds allows us to talk to the kernel before the device is
74 * created.
Chia-I Wu214dac62014-08-05 11:07:40 +080075 */
Chia-I Wuf07865e2014-09-15 13:52:21 +080076 int primary_fd_internal;
77 int render_fd_internal;
Chia-I Wu214dac62014-08-05 11:07:40 +080078
Chia-I Wu1db76e02014-09-15 14:21:14 +080079#ifdef ENABLE_WSI_X11
80 struct intel_wsi_x11 *x11;
81#endif
82
Chia-I Wud8965932014-10-13 13:32:37 +080083 struct intel_winsys *winsys;
Chia-I Wu214dac62014-08-05 11:07:40 +080084};
85
86static inline struct intel_gpu *intel_gpu(XGL_PHYSICAL_GPU gpu)
87{
88 return (struct intel_gpu *) gpu;
89}
90
91static inline int intel_gpu_gen(const struct intel_gpu *gpu)
92{
93#ifdef INTEL_GEN_SPECIALIZED
94 return INTEL_GEN(INTEL_GEN_SPECIALIZED);
95#else
96 return gpu->gen_opaque;
97#endif
98}
99
100bool intel_gpu_is_valid(const struct intel_gpu *gpu);
101
Chia-I Wuf07865e2014-09-15 13:52:21 +0800102XGL_RESULT intel_gpu_add(int devid, const char *primary_node,
103 const char *render_node, struct intel_gpu **gpu_ret);
Chia-I Wu214dac62014-08-05 11:07:40 +0800104void intel_gpu_remove_all(void);
105struct intel_gpu *intel_gpu_get_list(void);
106
107void intel_gpu_get_props(const struct intel_gpu *gpu,
108 XGL_PHYSICAL_GPU_PROPERTIES *props);
109void intel_gpu_get_perf(const struct intel_gpu *gpu,
110 XGL_PHYSICAL_GPU_PERFORMANCE *perf);
111void intel_gpu_get_queue_props(const struct intel_gpu *gpu,
112 enum intel_gpu_engine_type engine,
113 XGL_PHYSICAL_GPU_QUEUE_PROPERTIES *props);
114void intel_gpu_get_memory_props(const struct intel_gpu *gpu,
115 XGL_PHYSICAL_GPU_MEMORY_PROPERTIES *props);
116
Chia-I Wu3f4bd102014-12-19 13:14:42 +0800117int intel_gpu_get_max_threads(const struct intel_gpu *gpu,
118 XGL_PIPELINE_SHADER_STAGE stage);
119
Chia-I Wu1db76e02014-09-15 14:21:14 +0800120void intel_gpu_associate_x11(struct intel_gpu *gpu,
121 struct intel_wsi_x11 *x11,
122 int fd);
Chia-I Wu214dac62014-08-05 11:07:40 +0800123XGL_RESULT intel_gpu_open(struct intel_gpu *gpu);
124void intel_gpu_close(struct intel_gpu *gpu);
125
Chia-I Wu1db76e02014-09-15 14:21:14 +0800126enum intel_ext_type intel_gpu_lookup_extension(const struct intel_gpu *gpu,
127 const char *ext);
Chia-I Wu214dac62014-08-05 11:07:40 +0800128
Chia-I Wubec90a02014-08-06 12:33:03 +0800129XGL_RESULT XGLAPI intelGetGpuInfo(
130 XGL_PHYSICAL_GPU gpu,
131 XGL_PHYSICAL_GPU_INFO_TYPE infoType,
132 XGL_SIZE* pDataSize,
133 XGL_VOID* pData);
134
135XGL_RESULT XGLAPI intelGetExtensionSupport(
136 XGL_PHYSICAL_GPU gpu,
137 const XGL_CHAR* pExtName);
138
Chia-I Wu251e7d92014-08-19 13:35:42 +0800139XGL_RESULT XGLAPI intelGetMultiGpuCompatibility(
140 XGL_PHYSICAL_GPU gpu0,
141 XGL_PHYSICAL_GPU gpu1,
142 XGL_GPU_COMPATIBILITY_INFO* pInfo);
143
Chia-I Wu214dac62014-08-05 11:07:40 +0800144#endif /* GPU_H */