Gitiles
Code Review Sign In
gerrit-public.fairphone.software / toolchain / llvm-project / b5728191c2b96ab78465a670c0be4c2a84527c2f / . / llvm / test / CodeGen / ARM / atomic-64bit.ll
blob: 9913f30712b612e9ccef8e93e95f2218530f7190 [file] [log] [blame]
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]1; RUN: llc < %s -mtriple=armv7-apple-ios | FileCheck %s --check-prefix=CHECK --check-prefix=CHECK-LE
2; RUN: llc < %s -mtriple=thumbv7-none-linux-gnueabihf | FileCheck %s --check-prefix=CHECK-THUMB --check-prefix=CHECK-THUMB-LE
3; RUN: llc < %s -mtriple=armebv7 | FileCheck %s --check-prefix=CHECK --check-prefix=CHECK-BE
4; RUN: llc < %s -mtriple=thumbebv7-none-linux-gnueabihf | FileCheck %s --check-prefix=CHECK-THUMB --check-prefix=CHECK-THUMB-BE
Eli Friedmanc3f9c4a2011-08-31 00:31:29 +0000[diff] [blame]5
6define i64 @test1(i64* %ptr, i64 %val) {
Stephen Linf799e3f2013-07-13 20:38:47 +0000[diff] [blame]7; CHECK-LABEL: test1:
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]8; CHECK: dmb {{ish$}}
Weiming Zhao8f56f882012-11-16 21:55:34 +0000[diff] [blame]9; CHECK: ldrexd [[REG1:(r[0-9]?[02468])]], [[REG2:(r[0-9]?[13579])]]
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]10; CHECK-LE: adds [[REG3:(r[0-9]?[02468])]], [[REG1]]
11; CHECK-LE: adc [[REG4:(r[0-9]?[13579])]], [[REG2]]
12; CHECK-BE: adds [[REG4:(r[0-9]?[13579])]], [[REG2]]
13; CHECK-BE: adc [[REG3:(r[0-9]?[02468])]], [[REG1]]
Weiming Zhao8f56f882012-11-16 21:55:34 +0000[diff] [blame]14; CHECK: strexd {{[a-z0-9]+}}, [[REG3]], [[REG4]]
Eli Friedmanc3f9c4a2011-08-31 00:31:29 +0000[diff] [blame]15; CHECK: cmp
16; CHECK: bne
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]17; CHECK: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]18
Stephen Lind24ab202013-07-14 06:24:09 +0000[diff] [blame]19; CHECK-THUMB-LABEL: test1:
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]20; CHECK-THUMB: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]21; CHECK-THUMB: ldrexd [[REG1:[a-z0-9]+]], [[REG2:[a-z0-9]+]]
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]22; CHECK-THUMB-LE: adds.w [[REG3:[a-z0-9]+]], [[REG1]]
23; CHECK-THUMB-LE: adc.w [[REG4:[a-z0-9]+]], [[REG2]]
24; CHECK-THUMB-BE: adds.w [[REG4:[a-z0-9]+]], [[REG2]]
25; CHECK-THUMB-BE: adc.w [[REG3:[a-z0-9]+]], [[REG1]]
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]26; CHECK-THUMB: strexd {{[a-z0-9]+}}, [[REG3]], [[REG4]]
27; CHECK-THUMB: cmp
28; CHECK-THUMB: bne
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]29; CHECK-THUMB: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]30
Eli Friedmanc3f9c4a2011-08-31 00:31:29 +0000[diff] [blame]31 %r = atomicrmw add i64* %ptr, i64 %val seq_cst
32 ret i64 %r
33}
34
35define i64 @test2(i64* %ptr, i64 %val) {
Stephen Linf799e3f2013-07-13 20:38:47 +0000[diff] [blame]36; CHECK-LABEL: test2:
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]37; CHECK: dmb {{ish$}}
Weiming Zhao8f56f882012-11-16 21:55:34 +0000[diff] [blame]38; CHECK: ldrexd [[REG1:(r[0-9]?[02468])]], [[REG2:(r[0-9]?[13579])]]
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]39; CHECK-LE: subs [[REG3:(r[0-9]?[02468])]], [[REG1]]
40; CHECK-LE: sbc [[REG4:(r[0-9]?[13579])]], [[REG2]]
41; CHECK-BE: subs [[REG4:(r[0-9]?[13579])]], [[REG2]]
42; CHECK-BE: sbc [[REG3:(r[0-9]?[02468])]], [[REG1]]
Weiming Zhao8f56f882012-11-16 21:55:34 +0000[diff] [blame]43; CHECK: strexd {{[a-z0-9]+}}, [[REG3]], [[REG4]]
Eli Friedmanc3f9c4a2011-08-31 00:31:29 +0000[diff] [blame]44; CHECK: cmp
45; CHECK: bne
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]46; CHECK: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]47
Stephen Lind24ab202013-07-14 06:24:09 +0000[diff] [blame]48; CHECK-THUMB-LABEL: test2:
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]49; CHECK-THUMB: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]50; CHECK-THUMB: ldrexd [[REG1:[a-z0-9]+]], [[REG2:[a-z0-9]+]]
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]51; CHECK-THUMB-LE: subs.w [[REG3:[a-z0-9]+]], [[REG1]]
52; CHECK-THUMB-LE: sbc.w [[REG4:[a-z0-9]+]], [[REG2]]
53; CHECK-THUMB-BE: subs.w [[REG4:[a-z0-9]+]], [[REG2]]
54; CHECK-THUMB-BE: sbc.w [[REG3:[a-z0-9]+]], [[REG1]]
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]55; CHECK-THUMB: strexd {{[a-z0-9]+}}, [[REG3]], [[REG4]]
56; CHECK-THUMB: cmp
57; CHECK-THUMB: bne
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]58; CHECK-THUMB: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]59
Eli Friedmanc3f9c4a2011-08-31 00:31:29 +0000[diff] [blame]60 %r = atomicrmw sub i64* %ptr, i64 %val seq_cst
61 ret i64 %r
62}
63
64define i64 @test3(i64* %ptr, i64 %val) {
Stephen Linf799e3f2013-07-13 20:38:47 +0000[diff] [blame]65; CHECK-LABEL: test3:
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]66; CHECK: dmb {{ish$}}
Weiming Zhao8f56f882012-11-16 21:55:34 +0000[diff] [blame]67; CHECK: ldrexd [[REG1:(r[0-9]?[02468])]], [[REG2:(r[0-9]?[13579])]]
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]68; CHECK-LE-DAG: and [[REG3:(r[0-9]?[02468])]], [[REG1]]
69; CHECK-LE-DAG: and [[REG4:(r[0-9]?[13579])]], [[REG2]]
70; CHECK-BE-DAG: and [[REG4:(r[0-9]?[13579])]], [[REG2]]
71; CHECK-BE-DAG: and [[REG3:(r[0-9]?[02468])]], [[REG1]]
Weiming Zhao8f56f882012-11-16 21:55:34 +0000[diff] [blame]72; CHECK: strexd {{[a-z0-9]+}}, [[REG3]], [[REG4]]
Eli Friedmanc3f9c4a2011-08-31 00:31:29 +0000[diff] [blame]73; CHECK: cmp
74; CHECK: bne
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]75; CHECK: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]76
Stephen Lind24ab202013-07-14 06:24:09 +0000[diff] [blame]77; CHECK-THUMB-LABEL: test3:
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]78; CHECK-THUMB: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]79; CHECK-THUMB: ldrexd [[REG1:[a-z0-9]+]], [[REG2:[a-z0-9]+]]
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]80; CHECK-THUMB-LE-DAG: and.w [[REG3:[a-z0-9]+]], [[REG1]]
81; CHECK-THUMB-LE-DAG: and.w [[REG4:[a-z0-9]+]], [[REG2]]
82; CHECK-THUMB-BE-DAG: and.w [[REG4:[a-z0-9]+]], [[REG2]]
83; CHECK-THUMB-BE-DAG: and.w [[REG3:[a-z0-9]+]], [[REG1]]
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]84; CHECK-THUMB: strexd {{[a-z0-9]+}}, [[REG3]], [[REG4]]
85; CHECK-THUMB: cmp
86; CHECK-THUMB: bne
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]87; CHECK-THUMB: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]88
Eli Friedmanc3f9c4a2011-08-31 00:31:29 +0000[diff] [blame]89 %r = atomicrmw and i64* %ptr, i64 %val seq_cst
90 ret i64 %r
91}
92
93define i64 @test4(i64* %ptr, i64 %val) {
Stephen Linf799e3f2013-07-13 20:38:47 +0000[diff] [blame]94; CHECK-LABEL: test4:
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]95; CHECK: dmb {{ish$}}
Weiming Zhao8f56f882012-11-16 21:55:34 +0000[diff] [blame]96; CHECK: ldrexd [[REG1:(r[0-9]?[02468])]], [[REG2:(r[0-9]?[13579])]]
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]97; CHECK-LE-DAG: orr [[REG3:(r[0-9]?[02468])]], [[REG1]]
98; CHECK-LE-DAG: orr [[REG4:(r[0-9]?[13579])]], [[REG2]]
99; CHECK-BE-DAG: orr [[REG4:(r[0-9]?[13579])]], [[REG2]]
100; CHECK-BE-DAG: orr [[REG3:(r[0-9]?[02468])]], [[REG1]]
Weiming Zhao8f56f882012-11-16 21:55:34 +0000[diff] [blame]101; CHECK: strexd {{[a-z0-9]+}}, [[REG3]], [[REG4]]
Eli Friedmanc3f9c4a2011-08-31 00:31:29 +0000[diff] [blame]102; CHECK: cmp
103; CHECK: bne
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]104; CHECK: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]105
Stephen Lind24ab202013-07-14 06:24:09 +0000[diff] [blame]106; CHECK-THUMB-LABEL: test4:
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]107; CHECK-THUMB: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]108; CHECK-THUMB: ldrexd [[REG1:[a-z0-9]+]], [[REG2:[a-z0-9]+]]
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]109; CHECK-THUMB-LE-DAG: orr.w [[REG3:[a-z0-9]+]], [[REG1]]
110; CHECK-THUMB-LE-DAG: orr.w [[REG4:[a-z0-9]+]], [[REG2]]
111; CHECK-THUMB-BE-DAG: orr.w [[REG4:[a-z0-9]+]], [[REG2]]
112; CHECK-THUMB-BE-DAG: orr.w [[REG3:[a-z0-9]+]], [[REG1]]
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]113; CHECK-THUMB: strexd {{[a-z0-9]+}}, [[REG3]], [[REG4]]
114; CHECK-THUMB: cmp
115; CHECK-THUMB: bne
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]116; CHECK-THUMB: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]117
Eli Friedmanc3f9c4a2011-08-31 00:31:29 +0000[diff] [blame]118 %r = atomicrmw or i64* %ptr, i64 %val seq_cst
119 ret i64 %r
120}
121
122define i64 @test5(i64* %ptr, i64 %val) {
Stephen Linf799e3f2013-07-13 20:38:47 +0000[diff] [blame]123; CHECK-LABEL: test5:
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]124; CHECK: dmb {{ish$}}
Weiming Zhao8f56f882012-11-16 21:55:34 +0000[diff] [blame]125; CHECK: ldrexd [[REG1:(r[0-9]?[02468])]], [[REG2:(r[0-9]?[13579])]]
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]126; CHECK-LE-DAG: eor [[REG3:(r[0-9]?[02468])]], [[REG1]]
127; CHECK-LE-DAG: eor [[REG4:(r[0-9]?[13579])]], [[REG2]]
128; CHECK-BE-DAG: eor [[REG4:(r[0-9]?[13579])]], [[REG2]]
129; CHECK-BE-DAG: eor [[REG3:(r[0-9]?[02468])]], [[REG1]]
Weiming Zhao8f56f882012-11-16 21:55:34 +0000[diff] [blame]130; CHECK: strexd {{[a-z0-9]+}}, [[REG3]], [[REG4]]
Eli Friedmanc3f9c4a2011-08-31 00:31:29 +0000[diff] [blame]131; CHECK: cmp
132; CHECK: bne
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]133; CHECK: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]134
Stephen Lind24ab202013-07-14 06:24:09 +0000[diff] [blame]135; CHECK-THUMB-LABEL: test5:
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]136; CHECK-THUMB: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]137; CHECK-THUMB: ldrexd [[REG1:[a-z0-9]+]], [[REG2:[a-z0-9]+]]
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]138; CHECK-THUMB-LE-DAG: eor.w [[REG3:[a-z0-9]+]], [[REG1]]
139; CHECK-THUMB-LE-DAG: eor.w [[REG4:[a-z0-9]+]], [[REG2]]
140; CHECK-THUMB-BE-DAG: eor.w [[REG4:[a-z0-9]+]], [[REG2]]
141; CHECK-THUMB-BE-DAG: eor.w [[REG3:[a-z0-9]+]], [[REG1]]
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]142; CHECK-THUMB: strexd {{[a-z0-9]+}}, [[REG3]], [[REG4]]
143; CHECK-THUMB: cmp
144; CHECK-THUMB: bne
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]145; CHECK-THUMB: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]146
Eli Friedmanc3f9c4a2011-08-31 00:31:29 +0000[diff] [blame]147 %r = atomicrmw xor i64* %ptr, i64 %val seq_cst
148 ret i64 %r
149}
150
151define i64 @test6(i64* %ptr, i64 %val) {
Stephen Linf799e3f2013-07-13 20:38:47 +0000[diff] [blame]152; CHECK-LABEL: test6:
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]153; CHECK: dmb {{ish$}}
Weiming Zhao8f56f882012-11-16 21:55:34 +0000[diff] [blame]154; CHECK: ldrexd [[REG1:(r[0-9]?[02468])]], [[REG2:(r[0-9]?[13579])]]
155; CHECK: strexd {{[a-z0-9]+}}, {{r[0-9]?[02468]}}, {{r[0-9]?[13579]}}
Eli Friedmanc3f9c4a2011-08-31 00:31:29 +0000[diff] [blame]156; CHECK: cmp
157; CHECK: bne
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]158; CHECK: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]159
Stephen Lind24ab202013-07-14 06:24:09 +0000[diff] [blame]160; CHECK-THUMB-LABEL: test6:
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]161; CHECK-THUMB: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]162; CHECK-THUMB: ldrexd [[REG1:[a-z0-9]+]], [[REG2:[a-z0-9]+]]
163; CHECK-THUMB: strexd {{[a-z0-9]+}}, {{[a-z0-9]+}}, {{[a-z0-9]+}}
164; CHECK-THUMB: cmp
165; CHECK-THUMB: bne
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]166; CHECK-THUMB: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]167
Eli Friedmanc3f9c4a2011-08-31 00:31:29 +0000[diff] [blame]168 %r = atomicrmw xchg i64* %ptr, i64 %val seq_cst
169 ret i64 %r
Eli Friedman2c7bb522011-08-31 00:41:05 +0000[diff] [blame]170}
Eli Friedman1ccecbb2011-08-31 17:52:22 +0000[diff] [blame]171
172define i64 @test7(i64* %ptr, i64 %val1, i64 %val2) {
Stephen Linf799e3f2013-07-13 20:38:47 +0000[diff] [blame]173; CHECK-LABEL: test7:
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]174; CHECK: dmb {{ish$}}
Weiming Zhao8f56f882012-11-16 21:55:34 +0000[diff] [blame]175; CHECK: ldrexd [[REG1:(r[0-9]?[02468])]], [[REG2:(r[0-9]?[13579])]]
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]176; CHECK-LE-DAG: eor [[MISMATCH_LO:r[0-9]+]], [[REG1]], r1
177; CHECK-LE-DAG: eor [[MISMATCH_HI:r[0-9]+]], [[REG2]], r2
178; CHECK-BE-DAG: eor [[MISMATCH_LO:r[0-9]+]], [[REG2]], r2
179; CHECK-BE-DAG: eor [[MISMATCH_HI:r[0-9]+]], [[REG1]], r1
Tim Northoverc882eb02014-04-03 11:44:58 +0000[diff] [blame]180; CHECK: orrs {{r[0-9]+}}, [[MISMATCH_LO]], [[MISMATCH_HI]]
Eli Friedman1ccecbb2011-08-31 17:52:22 +0000[diff] [blame]181; CHECK: bne
Weiming Zhao8f56f882012-11-16 21:55:34 +0000[diff] [blame]182; CHECK: strexd {{[a-z0-9]+}}, {{r[0-9]?[02468]}}, {{r[0-9]?[13579]}}
Eli Friedman1ccecbb2011-08-31 17:52:22 +0000[diff] [blame]183; CHECK: cmp
184; CHECK: bne
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]185; CHECK: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]186
Stephen Lind24ab202013-07-14 06:24:09 +0000[diff] [blame]187; CHECK-THUMB-LABEL: test7:
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]188; CHECK-THUMB: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]189; CHECK-THUMB: ldrexd [[REG1:[a-z0-9]+]], [[REG2:[a-z0-9]+]]
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]190; CHECK-THUMB-LE-DAG: eor.w [[MISMATCH_LO:[a-z0-9]+]], [[REG1]], r2
191; CHECK-THUMB-LE-DAG: eor.w [[MISMATCH_HI:[a-z0-9]+]], [[REG2]], r3
192; CHECK-THUMB-BE-DAG: eor.w [[MISMATCH_HI:[a-z0-9]+]], [[REG1]]
193; CHECK-THUMB-BE-DAG: eor.w [[MISMATCH_LO:[a-z0-9]+]], [[REG2]]
Tim Northoverc882eb02014-04-03 11:44:58 +0000[diff] [blame]194; CHECK-THUMB: orrs [[MISMATCH_HI]], [[MISMATCH_LO]]
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]195; CHECK-THUMB: bne
196; CHECK-THUMB: strexd {{[a-z0-9]+}}, {{[a-z0-9]+}}, {{[a-z0-9]+}}
197; CHECK-THUMB: cmp
198; CHECK-THUMB: bne
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]199; CHECK-THUMB: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]200
Tim Northovere94a5182014-03-11 10:48:52 +0000[diff] [blame]201 %r = cmpxchg i64* %ptr, i64 %val1, i64 %val2 seq_cst seq_cst
Eli Friedman1ccecbb2011-08-31 17:52:22 +0000[diff] [blame]202 ret i64 %r
203}
Eli Friedman7c3bded2011-08-31 18:26:09 +0000[diff] [blame]204
Amara Emersonb4ad2f32013-09-26 12:22:36 +0000[diff] [blame]205; Compiles down to a single ldrexd
Eli Friedman7c3bded2011-08-31 18:26:09 +0000[diff] [blame]206define i64 @test8(i64* %ptr) {
Stephen Linf799e3f2013-07-13 20:38:47 +0000[diff] [blame]207; CHECK-LABEL: test8:
Weiming Zhao8f56f882012-11-16 21:55:34 +0000[diff] [blame]208; CHECK: ldrexd [[REG1:(r[0-9]?[02468])]], [[REG2:(r[0-9]?[13579])]]
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]209; CHECK: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]210
Stephen Lind24ab202013-07-14 06:24:09 +0000[diff] [blame]211; CHECK-THUMB-LABEL: test8:
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]212; CHECK-THUMB: ldrexd [[REG1:[a-z0-9]+]], [[REG2:[a-z0-9]+]]
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]213; CHECK-THUMB: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]214
Eli Friedman7c3bded2011-08-31 18:26:09 +0000[diff] [blame]215 %r = load atomic i64* %ptr seq_cst, align 8
216 ret i64 %r
217}
218
219; Compiles down to atomicrmw xchg; there really isn't any more efficient
220; way to write it.
221define void @test9(i64* %ptr, i64 %val) {
Stephen Linf799e3f2013-07-13 20:38:47 +0000[diff] [blame]222; CHECK-LABEL: test9:
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]223; CHECK: dmb {{ish$}}
Weiming Zhao8f56f882012-11-16 21:55:34 +0000[diff] [blame]224; CHECK: ldrexd [[REG1:(r[0-9]?[02468])]], [[REG2:(r[0-9]?[13579])]]
225; CHECK: strexd {{[a-z0-9]+}}, {{r[0-9]?[02468]}}, {{r[0-9]?[13579]}}
Eli Friedman7c3bded2011-08-31 18:26:09 +0000[diff] [blame]226; CHECK: cmp
227; CHECK: bne
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]228; CHECK: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]229
Stephen Lind24ab202013-07-14 06:24:09 +0000[diff] [blame]230; CHECK-THUMB-LABEL: test9:
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]231; CHECK-THUMB: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]232; CHECK-THUMB: ldrexd [[REG1:[a-z0-9]+]], [[REG2:[a-z0-9]+]]
233; CHECK-THUMB: strexd {{[a-z0-9]+}}, {{[a-z0-9]+}}, {{[a-z0-9]+}}
234; CHECK-THUMB: cmp
235; CHECK-THUMB: bne
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]236; CHECK-THUMB: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]237
Eli Friedman7c3bded2011-08-31 18:26:09 +0000[diff] [blame]238 store atomic i64 %val, i64* %ptr seq_cst, align 8
239 ret void
240}
Silviu Baranga93aefa52012-11-29 14:41:25 +0000[diff] [blame]241
242define i64 @test10(i64* %ptr, i64 %val) {
Stephen Linf799e3f2013-07-13 20:38:47 +0000[diff] [blame]243; CHECK-LABEL: test10:
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]244; CHECK: dmb {{ish$}}
Silviu Baranga93aefa52012-11-29 14:41:25 +0000[diff] [blame]245; CHECK: ldrexd [[REG1:(r[0-9]?[02468])]], [[REG2:(r[0-9]?[13579])]]
Tim Northoverc882eb02014-04-03 11:44:58 +0000[diff] [blame]246; CHECK: mov [[CARRY_LO:[a-z0-9]+]], #0
247; CHECK: mov [[CARRY_HI:[a-z0-9]+]], #0
248; CHECK: mov [[OUT_HI:[a-z0-9]+]], r2
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]249; CHECK-LE: cmp [[REG1]], r1
250; CHECK-BE: cmp [[REG2]], r2
Tim Northoverc882eb02014-04-03 11:44:58 +0000[diff] [blame]251; CHECK: movwls [[CARRY_LO]], #1
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]252; CHECK-LE: cmp [[REG2]], r2
253; CHECK-BE: cmp [[REG1]], r1
Tim Northoverc882eb02014-04-03 11:44:58 +0000[diff] [blame]254; CHECK: movwle [[CARRY_HI]], #1
255; CHECK: moveq [[CARRY_HI]], [[CARRY_LO]]
256; CHECK: cmp [[CARRY_HI]], #0
257; CHECK: movne [[OUT_HI]], [[REG2]]
258; CHECK: mov [[OUT_LO:[a-z0-9]+]], r1
259; CHECK: movne [[OUT_LO]], [[REG1]]
Silviu Baranga93aefa52012-11-29 14:41:25 +0000[diff] [blame]260; CHECK: strexd {{[a-z0-9]+}}, [[REG3]], [[REG4]]
261; CHECK: cmp
262; CHECK: bne
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]263; CHECK: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]264
Stephen Lind24ab202013-07-14 06:24:09 +0000[diff] [blame]265; CHECK-THUMB-LABEL: test10:
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]266; CHECK-THUMB: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]267; CHECK-THUMB: ldrexd [[REG1:[a-z0-9]+]], [[REG2:[a-z0-9]+]]
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]268; CHECK-THUMB: mov.w [[CARRY_LO:[a-z0-9]+|lr]], #0
269; CHECK-THUMB: movs [[CARRY_HI:[a-z0-9]+|lr]], #0
270; CHECK-THUMB-LE: cmp [[REG1]], r2
271; CHECK-THUMB-BE: cmp [[REG2]], r3
Tim Northoverc882eb02014-04-03 11:44:58 +0000[diff] [blame]272; CHECK-THUMB: movls.w [[CARRY_LO]], #1
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]273; CHECK-THUMB-LE: cmp [[REG2]], r3
274; CHECK-THUMB-BE: cmp [[REG1]], r2
Tim Northoverc882eb02014-04-03 11:44:58 +0000[diff] [blame]275; CHECK-THUMB: movle [[CARRY_HI]], #1
276; CHECK-THUMB: moveq [[CARRY_HI]], [[CARRY_LO]]
277; CHECK-THUMB: mov [[OUT_HI:[a-z0-9]+]], r3
278; CHECK-THUMB: cmp [[CARRY_HI]], #0
279; CHECK-THUMB: mov [[OUT_LO:[a-z0-9]+]], r2
280; CHECK-THUMB: movne [[OUT_HI]], [[REG2]]
281; CHECK-THUMB: movne [[OUT_LO]], [[REG1]]
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]282; CHECK-THUMB: strexd {{[a-z0-9]+}}, [[REG3]], [[REG4]]
283; CHECK-THUMB: cmp
284; CHECK-THUMB: bne
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]285; CHECK-THUMB: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]286
Silviu Baranga93aefa52012-11-29 14:41:25 +0000[diff] [blame]287 %r = atomicrmw min i64* %ptr, i64 %val seq_cst
288 ret i64 %r
289}
290
291define i64 @test11(i64* %ptr, i64 %val) {
Stephen Linf799e3f2013-07-13 20:38:47 +0000[diff] [blame]292; CHECK-LABEL: test11:
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]293; CHECK: dmb {{ish$}}
Silviu Baranga93aefa52012-11-29 14:41:25 +0000[diff] [blame]294; CHECK: ldrexd [[REG1:(r[0-9]?[02468])]], [[REG2:(r[0-9]?[13579])]]
Tim Northoverc882eb02014-04-03 11:44:58 +0000[diff] [blame]295; CHECK: mov [[CARRY_LO:[a-z0-9]+]], #0
296; CHECK: mov [[CARRY_HI:[a-z0-9]+]], #0
297; CHECK: mov [[OUT_HI:[a-z0-9]+]], r2
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]298; CHECK-LE: cmp [[REG1]], r1
299; CHECK-BE: cmp [[REG2]], r2
Tim Northoverc882eb02014-04-03 11:44:58 +0000[diff] [blame]300; CHECK: movwls [[CARRY_LO]], #1
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]301; CHECK-LE: cmp [[REG2]], r2
302; CHECK-BE: cmp [[REG1]], r1
Tim Northoverc882eb02014-04-03 11:44:58 +0000[diff] [blame]303; CHECK: movwls [[CARRY_HI]], #1
304; CHECK: moveq [[CARRY_HI]], [[CARRY_LO]]
305; CHECK: cmp [[CARRY_HI]], #0
306; CHECK: movne [[OUT_HI]], [[REG2]]
307; CHECK: mov [[OUT_LO:[a-z0-9]+]], r1
308; CHECK: movne [[OUT_LO]], [[REG1]]
Silviu Baranga93aefa52012-11-29 14:41:25 +0000[diff] [blame]309; CHECK: strexd {{[a-z0-9]+}}, [[REG3]], [[REG4]]
310; CHECK: cmp
311; CHECK: bne
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]312; CHECK: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]313
Stephen Lind24ab202013-07-14 06:24:09 +0000[diff] [blame]314; CHECK-THUMB-LABEL: test11:
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]315; CHECK-THUMB: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]316; CHECK-THUMB: ldrexd [[REG1:[a-z0-9]+]], [[REG2:[a-z0-9]+]]
Tim Northoverc882eb02014-04-03 11:44:58 +0000[diff] [blame]317; CHECK-THUMB: mov.w [[CARRY_LO:[a-z0-9]+]], #0
318; CHECK-THUMB: movs [[CARRY_HI:[a-z0-9]+]], #0
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]319; CHECK-THUMB-LE: cmp [[REG1]], r2
320; CHECK-THUMB-BE: cmp [[REG2]], r3
Tim Northoverc882eb02014-04-03 11:44:58 +0000[diff] [blame]321; CHECK-THUMB: movls.w [[CARRY_LO]], #1
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]322; CHECK-THUMB-LE: cmp [[REG2]], r3
323; CHECK-THUMB-BE: cmp [[REG1]], r2
Tim Northoverc882eb02014-04-03 11:44:58 +0000[diff] [blame]324; CHECK-THUMB: movls [[CARRY_HI]], #1
325; CHECK-THUMB: moveq [[CARRY_HI]], [[CARRY_LO]]
326; CHECK-THUMB: mov [[OUT_HI:[a-z0-9]+]], r3
327; CHECK-THUMB: cmp [[CARRY_HI]], #0
328; CHECK-THUMB: mov [[OUT_LO:[a-z0-9]+]], r2
329; CHECK-THUMB: movne [[OUT_HI]], [[REG2]]
330; CHECK-THUMB: movne [[OUT_LO]], [[REG1]]
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]331; CHECK-THUMB: strexd {{[a-z0-9]+}}, [[REG3]], [[REG4]]
332; CHECK-THUMB: cmp
333; CHECK-THUMB: bne
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]334; CHECK-THUMB: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]335
Silviu Baranga93aefa52012-11-29 14:41:25 +0000[diff] [blame]336 %r = atomicrmw umin i64* %ptr, i64 %val seq_cst
337 ret i64 %r
338}
339
340define i64 @test12(i64* %ptr, i64 %val) {
Stephen Linf799e3f2013-07-13 20:38:47 +0000[diff] [blame]341; CHECK-LABEL: test12:
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]342; CHECK: dmb {{ish$}}
Silviu Baranga93aefa52012-11-29 14:41:25 +0000[diff] [blame]343; CHECK: ldrexd [[REG1:(r[0-9]?[02468])]], [[REG2:(r[0-9]?[13579])]]
Tim Northoverc882eb02014-04-03 11:44:58 +0000[diff] [blame]344; CHECK: mov [[CARRY_LO:[a-z0-9]+]], #0
345; CHECK: mov [[CARRY_HI:[a-z0-9]+]], #0
346; CHECK: mov [[OUT_HI:[a-z0-9]+]], r2
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]347; CHECK-LE: cmp [[REG1]], r1
348; CHECK-BE: cmp [[REG2]], r2
Tim Northoverc882eb02014-04-03 11:44:58 +0000[diff] [blame]349; CHECK: movwhi [[CARRY_LO]], #1
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]350; CHECK-LE: cmp [[REG2]], r2
351; CHECK-BE: cmp [[REG1]], r1
Tim Northoverc882eb02014-04-03 11:44:58 +0000[diff] [blame]352; CHECK: movwgt [[CARRY_HI]], #1
353; CHECK: moveq [[CARRY_HI]], [[CARRY_LO]]
354; CHECK: cmp [[CARRY_HI]], #0
355; CHECK: movne [[OUT_HI]], [[REG2]]
356; CHECK: mov [[OUT_LO:[a-z0-9]+]], r1
357; CHECK: movne [[OUT_LO]], [[REG1]]
Silviu Baranga93aefa52012-11-29 14:41:25 +0000[diff] [blame]358; CHECK: strexd {{[a-z0-9]+}}, [[REG3]], [[REG4]]
359; CHECK: cmp
360; CHECK: bne
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]361; CHECK: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]362
Stephen Lind24ab202013-07-14 06:24:09 +0000[diff] [blame]363; CHECK-THUMB-LABEL: test12:
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]364; CHECK-THUMB: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]365; CHECK-THUMB: ldrexd [[REG1:[a-z0-9]+]], [[REG2:[a-z0-9]+]]
Tim Northoverc882eb02014-04-03 11:44:58 +0000[diff] [blame]366; CHECK-THUMB: mov.w [[CARRY_LO:[a-z0-9]+]], #0
367; CHECK-THUMB: movs [[CARRY_HI:[a-z0-9]+]], #0
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]368; CHECK-THUMB-LE: cmp [[REG1]], r2
369; CHECK-THUMB-BE: cmp [[REG2]], r3
Tim Northoverc882eb02014-04-03 11:44:58 +0000[diff] [blame]370; CHECK-THUMB: movhi.w [[CARRY_LO]], #1
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]371; CHECK-THUMB-LE: cmp [[REG2]], r3
372; CHECK-THUMB-BE: cmp [[REG1]], r2
Tim Northoverc882eb02014-04-03 11:44:58 +0000[diff] [blame]373; CHECK-THUMB: movgt [[CARRY_HI]], #1
374; CHECK-THUMB: moveq [[CARRY_HI]], [[CARRY_LO]]
375; CHECK-THUMB: mov [[OUT_HI:[a-z0-9]+]], r3
376; CHECK-THUMB: cmp [[CARRY_HI]], #0
377; CHECK-THUMB: mov [[OUT_LO:[a-z0-9]+]], r2
378; CHECK-THUMB: movne [[OUT_HI]], [[REG2]]
379; CHECK-THUMB: movne [[OUT_LO]], [[REG1]]
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]380; CHECK-THUMB: strexd {{[a-z0-9]+}}, [[REG3]], [[REG4]]
381; CHECK-THUMB: cmp
382; CHECK-THUMB: bne
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]383; CHECK-THUMB: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]384
Silviu Baranga93aefa52012-11-29 14:41:25 +0000[diff] [blame]385 %r = atomicrmw max i64* %ptr, i64 %val seq_cst
386 ret i64 %r
387}
388
389define i64 @test13(i64* %ptr, i64 %val) {
Stephen Linf799e3f2013-07-13 20:38:47 +0000[diff] [blame]390; CHECK-LABEL: test13:
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]391; CHECK: dmb {{ish$}}
Silviu Baranga93aefa52012-11-29 14:41:25 +0000[diff] [blame]392; CHECK: ldrexd [[REG1:(r[0-9]?[02468])]], [[REG2:(r[0-9]?[13579])]]
Tim Northoverc882eb02014-04-03 11:44:58 +0000[diff] [blame]393; CHECK: mov [[CARRY_LO:[a-z0-9]+]], #0
394; CHECK: mov [[CARRY_HI:[a-z0-9]+]], #0
395; CHECK: mov [[OUT_HI:[a-z0-9]+]], r2
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]396; CHECK-LE: cmp [[REG1]], r1
397; CHECK-BE: cmp [[REG2]], r2
Tim Northoverc882eb02014-04-03 11:44:58 +0000[diff] [blame]398; CHECK: movwhi [[CARRY_LO]], #1
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]399; CHECK-LE: cmp [[REG2]], r2
400; CHECK-BE: cmp [[REG1]], r1
Tim Northoverc882eb02014-04-03 11:44:58 +0000[diff] [blame]401; CHECK: movwhi [[CARRY_HI]], #1
402; CHECK: moveq [[CARRY_HI]], [[CARRY_LO]]
403; CHECK: cmp [[CARRY_HI]], #0
404; CHECK: movne [[OUT_HI]], [[REG2]]
405; CHECK: mov [[OUT_LO:[a-z0-9]+]], r1
406; CHECK: movne [[OUT_LO]], [[REG1]]
Silviu Baranga93aefa52012-11-29 14:41:25 +0000[diff] [blame]407; CHECK: strexd {{[a-z0-9]+}}, [[REG3]], [[REG4]]
408; CHECK: cmp
409; CHECK: bne
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]410; CHECK: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]411
Stephen Lind24ab202013-07-14 06:24:09 +0000[diff] [blame]412; CHECK-THUMB-LABEL: test13:
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]413; CHECK-THUMB: dmb {{ish$}}
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]414; CHECK-THUMB: ldrexd [[REG1:[a-z0-9]+]], [[REG2:[a-z0-9]+]]
Tim Northoverc882eb02014-04-03 11:44:58 +0000[diff] [blame]415; CHECK-THUMB: mov.w [[CARRY_LO:[a-z0-9]+]], #0
416; CHECK-THUMB: movs [[CARRY_HI:[a-z0-9]+]], #0
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]417; CHECK-THUMB-LE: cmp [[REG1]], r2
418; CHECK-THUMB-BE: cmp [[REG2]], r3
Tim Northoverc882eb02014-04-03 11:44:58 +0000[diff] [blame]419; CHECK-THUMB: movhi.w [[CARRY_LO]], #1
Christian Pirkerb5728192014-05-08 14:06:24 +0000[diff] [blame^]420; CHECK-THUMB-LE: cmp [[REG2]], r3
421; CHECK-THUMB-BE: cmp [[REG1]], r2
Tim Northoverc882eb02014-04-03 11:44:58 +0000[diff] [blame]422; CHECK-THUMB: movhi [[CARRY_HI]], #1
423; CHECK-THUMB: moveq [[CARRY_HI]], [[CARRY_LO]]
424; CHECK-THUMB: mov [[OUT_HI:[a-z0-9]+]], r3
425; CHECK-THUMB: cmp [[CARRY_HI]], #0
426; CHECK-THUMB: mov [[OUT_LO:[a-z0-9]+]], r2
427; CHECK-THUMB: movne [[OUT_HI]], [[REG2]]
428; CHECK-THUMB: movne [[OUT_LO]], [[REG1]]
Tim Northovera0edd3e2013-01-29 09:06:13 +0000[diff] [blame]429; CHECK-THUMB: strexd {{[a-z0-9]+}}, [[REG3]], [[REG4]]
430; CHECK-THUMB: cmp
431; CHECK-THUMB: bne
Tim Northover36b24172013-07-03 09:20:36 +0000[diff] [blame]432; CHECK-THUMB: dmb {{ish$}}
Silviu Baranga93aefa52012-11-29 14:41:25 +0000[diff] [blame]433 %r = atomicrmw umax i64* %ptr, i64 %val seq_cst
434 ret i64 %r
435}
436