blob: cef35d3ab37b66b359b52ae9cb7d9f96468edf9d [file] [log] [blame]
Linus Torvalds1da177e2005-04-16 15:20:36 -07001/* i915_drv.h -- Private header for the I915 driver -*- linux-c -*-
2 */
Dave Airlie0d6aa602006-01-02 20:14:23 +11003/*
Dave Airliebc54fd12005-06-23 22:46:46 +10004 *
Linus Torvalds1da177e2005-04-16 15:20:36 -07005 * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
6 * All Rights Reserved.
Dave Airliebc54fd12005-06-23 22:46:46 +10007 *
8 * Permission is hereby granted, free of charge, to any person obtaining a
9 * copy of this software and associated documentation files (the
10 * "Software"), to deal in the Software without restriction, including
11 * without limitation the rights to use, copy, modify, merge, publish,
12 * distribute, sub license, and/or sell copies of the Software, and to
13 * permit persons to whom the Software is furnished to do so, subject to
14 * the following conditions:
15 *
16 * The above copyright notice and this permission notice (including the
17 * next paragraph) shall be included in all copies or substantial portions
18 * of the Software.
19 *
20 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
21 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
22 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
23 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
24 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
25 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
26 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
27 *
Dave Airlie0d6aa602006-01-02 20:14:23 +110028 */
Linus Torvalds1da177e2005-04-16 15:20:36 -070029
30#ifndef _I915_DRV_H_
31#define _I915_DRV_H_
32
Chris Wilsone9b73c62012-12-03 21:03:14 +000033#include <uapi/drm/i915_drm.h>
34
Jesse Barnes585fb112008-07-29 11:54:06 -070035#include "i915_reg.h"
Jesse Barnes79e53942008-11-07 14:24:08 -080036#include "intel_bios.h"
Zou Nan hai8187a2b2010-05-21 09:08:55 +080037#include "intel_ringbuffer.h"
Keith Packard0839ccb2008-10-30 19:38:48 -070038#include <linux/io-mapping.h>
Chris Wilsonf899fc62010-07-20 15:44:45 -070039#include <linux/i2c.h>
Daniel Vetterc167a6f2012-02-28 00:43:09 +010040#include <linux/i2c-algo-bit.h>
Daniel Vetter0ade6382010-08-24 22:18:41 +020041#include <drm/intel-gtt.h>
Matthew Garrettaaa6fd22011-08-12 12:11:33 +020042#include <linux/backlight.h>
Ben Widawsky2911a352012-04-05 14:47:36 -070043#include <linux/intel-iommu.h>
Daniel Vetter742cbee2012-04-27 15:17:39 +020044#include <linux/kref.h>
Daniel Vetter9ee32fea2012-12-01 13:53:48 +010045#include <linux/pm_qos.h>
Jesse Barnes585fb112008-07-29 11:54:06 -070046
Linus Torvalds1da177e2005-04-16 15:20:36 -070047/* General customization:
48 */
49
50#define DRIVER_AUTHOR "Tungsten Graphics, Inc."
51
52#define DRIVER_NAME "i915"
53#define DRIVER_DESC "Intel Graphics"
Eric Anholt673a3942008-07-30 12:06:12 -070054#define DRIVER_DATE "20080730"
Linus Torvalds1da177e2005-04-16 15:20:36 -070055
Jesse Barnes317c35d2008-08-25 15:11:06 -070056enum pipe {
57 PIPE_A = 0,
58 PIPE_B,
Jesse Barnes9db4a9c2011-02-07 12:26:52 -080059 PIPE_C,
60 I915_MAX_PIPES
Jesse Barnes317c35d2008-08-25 15:11:06 -070061};
Jesse Barnes9db4a9c2011-02-07 12:26:52 -080062#define pipe_name(p) ((p) + 'A')
Jesse Barnes317c35d2008-08-25 15:11:06 -070063
Paulo Zanonia5c961d2012-10-24 15:59:34 -020064enum transcoder {
65 TRANSCODER_A = 0,
66 TRANSCODER_B,
67 TRANSCODER_C,
68 TRANSCODER_EDP = 0xF,
69};
70#define transcoder_name(t) ((t) + 'A')
71
Jesse Barnes80824002009-09-10 15:28:06 -070072enum plane {
73 PLANE_A = 0,
74 PLANE_B,
Jesse Barnes9db4a9c2011-02-07 12:26:52 -080075 PLANE_C,
Jesse Barnes80824002009-09-10 15:28:06 -070076};
Jesse Barnes9db4a9c2011-02-07 12:26:52 -080077#define plane_name(p) ((p) + 'A')
Keith Packard52440212008-11-18 09:30:25 -080078
Ville Syrjälä06da8da2013-04-17 17:48:51 +030079#define sprite_name(p, s) ((p) * dev_priv->num_plane + (s) + 'A')
80
Eugeni Dodonov2b139522012-03-29 12:32:22 -030081enum port {
82 PORT_A = 0,
83 PORT_B,
84 PORT_C,
85 PORT_D,
86 PORT_E,
87 I915_MAX_PORTS
88};
89#define port_name(p) ((p) + 'A')
90
Paulo Zanonib97186f2013-05-03 12:15:36 -030091enum intel_display_power_domain {
92 POWER_DOMAIN_PIPE_A,
93 POWER_DOMAIN_PIPE_B,
94 POWER_DOMAIN_PIPE_C,
95 POWER_DOMAIN_PIPE_A_PANEL_FITTER,
96 POWER_DOMAIN_PIPE_B_PANEL_FITTER,
97 POWER_DOMAIN_PIPE_C_PANEL_FITTER,
98 POWER_DOMAIN_TRANSCODER_A,
99 POWER_DOMAIN_TRANSCODER_B,
100 POWER_DOMAIN_TRANSCODER_C,
101 POWER_DOMAIN_TRANSCODER_EDP = POWER_DOMAIN_TRANSCODER_A + 0xF,
102};
103
104#define POWER_DOMAIN_PIPE(pipe) ((pipe) + POWER_DOMAIN_PIPE_A)
105#define POWER_DOMAIN_PIPE_PANEL_FITTER(pipe) \
106 ((pipe) + POWER_DOMAIN_PIPE_A_PANEL_FITTER)
107#define POWER_DOMAIN_TRANSCODER(tran) ((tran) + POWER_DOMAIN_TRANSCODER_A)
108
Egbert Eich1d843f92013-02-25 12:06:49 -0500109enum hpd_pin {
110 HPD_NONE = 0,
111 HPD_PORT_A = HPD_NONE, /* PORT_A is internal */
112 HPD_TV = HPD_NONE, /* TV is known to be unreliable */
113 HPD_CRT,
114 HPD_SDVO_B,
115 HPD_SDVO_C,
116 HPD_PORT_B,
117 HPD_PORT_C,
118 HPD_PORT_D,
119 HPD_NUM_PINS
120};
121
Chris Wilson2a2d5482012-12-03 11:49:06 +0000122#define I915_GEM_GPU_DOMAINS \
123 (I915_GEM_DOMAIN_RENDER | \
124 I915_GEM_DOMAIN_SAMPLER | \
125 I915_GEM_DOMAIN_COMMAND | \
126 I915_GEM_DOMAIN_INSTRUCTION | \
127 I915_GEM_DOMAIN_VERTEX)
Eric Anholt62fdfea2010-05-21 13:26:39 -0700128
Ben Widawsky7eb552a2013-03-13 14:05:41 -0700129#define for_each_pipe(p) for ((p) = 0; (p) < INTEL_INFO(dev)->num_pipes; (p)++)
Jesse Barnes9db4a9c2011-02-07 12:26:52 -0800130
Daniel Vetter6c2b7c12012-07-05 09:50:24 +0200131#define for_each_encoder_on_crtc(dev, __crtc, intel_encoder) \
132 list_for_each_entry((intel_encoder), &(dev)->mode_config.encoder_list, base.head) \
133 if ((intel_encoder)->base.crtc == (__crtc))
134
Daniel Vettere7b903d2013-06-05 13:34:14 +0200135struct drm_i915_private;
136
Daniel Vettere2b78262013-06-07 23:10:03 +0200137enum intel_dpll_id {
138 DPLL_ID_PRIVATE = -1, /* non-shared dpll in use */
139 /* real shared dpll ids must be >= 0 */
140 DPLL_ID_PCH_PLL_A,
141 DPLL_ID_PCH_PLL_B,
142};
Jesse Barnesee7b9f92012-04-20 17:11:53 +0100143#define I915_NUM_PLLS 2
144
Daniel Vetter53589012013-06-05 13:34:16 +0200145struct intel_dpll_hw_state {
Daniel Vetter66e985c2013-06-05 13:34:20 +0200146 uint32_t dpll;
Daniel Vetter8bcc2792013-06-05 13:34:28 +0200147 uint32_t dpll_md;
Daniel Vetter66e985c2013-06-05 13:34:20 +0200148 uint32_t fp0;
149 uint32_t fp1;
Daniel Vetter53589012013-06-05 13:34:16 +0200150};
151
Daniel Vetter46edb022013-06-05 13:34:12 +0200152struct intel_shared_dpll {
Linus Torvalds1da177e2005-04-16 15:20:36 -0700153 int refcount; /* count of number of CRTCs sharing this PLL */
154 int active; /* count of number of active CRTCs (i.e. DPMS on) */
155 bool on; /* is the PLL actually active? Disabled during modeset */
Daniel Vetter46edb022013-06-05 13:34:12 +0200156 const char *name;
157 /* should match the index in the dev_priv->shared_dplls array */
158 enum intel_dpll_id id;
Daniel Vetter53589012013-06-05 13:34:16 +0200159 struct intel_dpll_hw_state hw_state;
Daniel Vetter15bdd4c2013-06-05 13:34:23 +0200160 void (*mode_set)(struct drm_i915_private *dev_priv,
161 struct intel_shared_dpll *pll);
Daniel Vettere7b903d2013-06-05 13:34:14 +0200162 void (*enable)(struct drm_i915_private *dev_priv,
163 struct intel_shared_dpll *pll);
164 void (*disable)(struct drm_i915_private *dev_priv,
165 struct intel_shared_dpll *pll);
Daniel Vetter53589012013-06-05 13:34:16 +0200166 bool (*get_hw_state)(struct drm_i915_private *dev_priv,
167 struct intel_shared_dpll *pll,
168 struct intel_dpll_hw_state *hw_state);
Linus Torvalds1da177e2005-04-16 15:20:36 -0700169};
Linus Torvalds1da177e2005-04-16 15:20:36 -0700170
Daniel Vettere69d0bc2012-11-29 15:59:36 +0100171/* Used by dp and fdi links */
172struct intel_link_m_n {
173 uint32_t tu;
174 uint32_t gmch_m;
175 uint32_t gmch_n;
176 uint32_t link_m;
177 uint32_t link_n;
178};
179
180void intel_link_compute_m_n(int bpp, int nlanes,
181 int pixel_clock, int link_clock,
182 struct intel_link_m_n *m_n);
183
Paulo Zanoni6441ab52012-10-05 12:05:58 -0300184struct intel_ddi_plls {
185 int spll_refcount;
186 int wrpll1_refcount;
187 int wrpll2_refcount;
188};
189
Linus Torvalds1da177e2005-04-16 15:20:36 -0700190/* Interface history:
191 *
192 * 1.1: Original.
Dave Airlie0d6aa602006-01-02 20:14:23 +1100193 * 1.2: Add Power Management
194 * 1.3: Add vblank support
Dave Airliede227f52006-01-25 15:31:43 +1100195 * 1.4: Fix cmdbuffer path, add heap destroy
Dave Airlie702880f2006-06-24 17:07:34 +1000196 * 1.5: Add vblank pipe configuration
=?utf-8?q?Michel_D=C3=A4nzer?=2228ed62006-10-25 01:05:09 +1000197 * 1.6: - New ioctl for scheduling buffer swaps on vertical blank
198 * - Support vertical blank on secondary display pipe
Linus Torvalds1da177e2005-04-16 15:20:36 -0700199 */
200#define DRIVER_MAJOR 1
=?utf-8?q?Michel_D=C3=A4nzer?=2228ed62006-10-25 01:05:09 +1000201#define DRIVER_MINOR 6
Linus Torvalds1da177e2005-04-16 15:20:36 -0700202#define DRIVER_PATCHLEVEL 0
203
Eric Anholt673a3942008-07-30 12:06:12 -0700204#define WATCH_COHERENCY 0
Chris Wilson23bc5982010-09-29 16:10:57 +0100205#define WATCH_LISTS 0
Chris Wilson42d6ab42012-07-26 11:49:32 +0100206#define WATCH_GTT 0
Eric Anholt673a3942008-07-30 12:06:12 -0700207
Dave Airlie71acb5e2008-12-30 20:31:46 +1000208#define I915_GEM_PHYS_CURSOR_0 1
209#define I915_GEM_PHYS_CURSOR_1 2
210#define I915_GEM_PHYS_OVERLAY_REGS 3
211#define I915_MAX_PHYS_OBJECT (I915_GEM_PHYS_OVERLAY_REGS)
212
213struct drm_i915_gem_phys_object {
214 int id;
215 struct page **page_list;
216 drm_dma_handle_t *handle;
Chris Wilson05394f32010-11-08 19:18:58 +0000217 struct drm_i915_gem_object *cur_obj;
Dave Airlie71acb5e2008-12-30 20:31:46 +1000218};
219
Jesse Barnes0a3e67a2008-09-30 12:14:26 -0700220struct opregion_header;
221struct opregion_acpi;
222struct opregion_swsci;
223struct opregion_asle;
224
Matthew Garrett8ee1c3d2008-08-05 19:37:25 +0100225struct intel_opregion {
Ben Widawsky5bc44182012-04-16 14:07:42 -0700226 struct opregion_header __iomem *header;
227 struct opregion_acpi __iomem *acpi;
228 struct opregion_swsci __iomem *swsci;
229 struct opregion_asle __iomem *asle;
230 void __iomem *vbt;
Chris Wilson01fe9db2011-01-16 19:37:30 +0000231 u32 __iomem *lid_state;
Matthew Garrett8ee1c3d2008-08-05 19:37:25 +0100232};
Chris Wilson44834a62010-08-19 16:09:23 +0100233#define OPREGION_SIZE (8*1024)
Matthew Garrett8ee1c3d2008-08-05 19:37:25 +0100234
Chris Wilson6ef3d422010-08-04 20:26:07 +0100235struct intel_overlay;
236struct intel_overlay_error_state;
237
Dave Airlie7c1c2872008-11-28 14:22:24 +1000238struct drm_i915_master_private {
239 drm_local_map_t *sarea;
240 struct _drm_i915_sarea *sarea_priv;
241};
Jesse Barnesde151cf2008-11-12 10:03:55 -0800242#define I915_FENCE_REG_NONE -1
Ville Syrjälä42b5aea2013-04-09 13:02:47 +0300243#define I915_MAX_NUM_FENCES 32
244/* 32 fences + sign bit for FENCE_REG_NONE */
245#define I915_MAX_NUM_FENCE_BITS 6
Jesse Barnesde151cf2008-11-12 10:03:55 -0800246
247struct drm_i915_fence_reg {
Daniel Vetter007cc8a2010-04-28 11:02:31 +0200248 struct list_head lru_list;
Chris Wilsoncaea7472010-11-12 13:53:37 +0000249 struct drm_i915_gem_object *obj;
Chris Wilson1690e1e2011-12-14 13:57:08 +0100250 int pin_count;
Jesse Barnesde151cf2008-11-12 10:03:55 -0800251};
Dave Airlie7c1c2872008-11-28 14:22:24 +1000252
yakui_zhao9b9d1722009-05-31 17:17:17 +0800253struct sdvo_device_mapping {
Chris Wilsone957d772010-09-24 12:52:03 +0100254 u8 initialized;
yakui_zhao9b9d1722009-05-31 17:17:17 +0800255 u8 dvo_port;
256 u8 slave_addr;
257 u8 dvo_wiring;
Chris Wilsone957d772010-09-24 12:52:03 +0100258 u8 i2c_pin;
Adam Jacksonb1083332010-04-23 16:07:40 -0400259 u8 ddc_pin;
yakui_zhao9b9d1722009-05-31 17:17:17 +0800260};
261
Chris Wilsonc4a1d9e2010-11-21 13:12:35 +0000262struct intel_display_error_state;
263
Jesse Barnes63eeaf32009-06-18 16:56:52 -0700264struct drm_i915_error_state {
Daniel Vetter742cbee2012-04-27 15:17:39 +0200265 struct kref ref;
Jesse Barnes63eeaf32009-06-18 16:56:52 -0700266 u32 eir;
267 u32 pgtbl_er;
Ben Widawskybe998e22012-04-26 16:03:00 -0700268 u32 ier;
Ben Widawskyb9a39062012-06-04 14:42:52 -0700269 u32 ccid;
Chris Wilson0f3b6842013-01-15 12:05:55 +0000270 u32 derrmr;
271 u32 forcewake;
Ben Widawsky9574b3f2012-04-26 16:03:01 -0700272 bool waiting[I915_NUM_RINGS];
Jesse Barnes9db4a9c2011-02-07 12:26:52 -0800273 u32 pipestat[I915_MAX_PIPES];
Daniel Vetterc1cd90e2011-12-14 13:57:02 +0100274 u32 tail[I915_NUM_RINGS];
275 u32 head[I915_NUM_RINGS];
Chris Wilson0f3b6842013-01-15 12:05:55 +0000276 u32 ctl[I915_NUM_RINGS];
Daniel Vetterd27b1e02011-12-14 13:57:01 +0100277 u32 ipeir[I915_NUM_RINGS];
278 u32 ipehr[I915_NUM_RINGS];
279 u32 instdone[I915_NUM_RINGS];
280 u32 acthd[I915_NUM_RINGS];
Daniel Vetter7e3b8732012-02-01 22:26:45 +0100281 u32 semaphore_mboxes[I915_NUM_RINGS][I915_NUM_RINGS - 1];
Chris Wilsondf2b23d2012-11-27 17:06:54 +0000282 u32 semaphore_seqno[I915_NUM_RINGS][I915_NUM_RINGS - 1];
Chris Wilson12f55812012-07-05 17:14:01 +0100283 u32 rc_psmi[I915_NUM_RINGS]; /* sleep state */
Daniel Vetter7e3b8732012-02-01 22:26:45 +0100284 /* our own tracking of ring head and tail */
285 u32 cpu_ring_head[I915_NUM_RINGS];
286 u32 cpu_ring_tail[I915_NUM_RINGS];
Chris Wilson1d8f38f2010-10-29 19:00:51 +0100287 u32 error; /* gen6+ */
Ben Widawsky71e172e2012-08-20 16:15:13 -0700288 u32 err_int; /* gen7 */
Daniel Vetterc1cd90e2011-12-14 13:57:02 +0100289 u32 instpm[I915_NUM_RINGS];
290 u32 instps[I915_NUM_RINGS];
Ben Widawsky050ee912012-08-22 11:32:15 -0700291 u32 extra_instdone[I915_NUM_INSTDONE_REG];
Daniel Vetterd27b1e02011-12-14 13:57:01 +0100292 u32 seqno[I915_NUM_RINGS];
Chris Wilson9df30792010-02-18 10:24:56 +0000293 u64 bbaddr;
Daniel Vetter33f3f512011-12-14 13:57:39 +0100294 u32 fault_reg[I915_NUM_RINGS];
295 u32 done_reg;
Daniel Vetterc1cd90e2011-12-14 13:57:02 +0100296 u32 faddr[I915_NUM_RINGS];
Daniel Vetter4b9de732011-10-09 21:52:02 +0200297 u64 fence[I915_MAX_NUM_FENCES];
Jesse Barnes63eeaf32009-06-18 16:56:52 -0700298 struct timeval time;
Chris Wilson52d39a22012-02-15 11:25:37 +0000299 struct drm_i915_error_ring {
300 struct drm_i915_error_object {
301 int page_count;
302 u32 gtt_offset;
303 u32 *pages[0];
Ben Widawsky8c123e52013-03-04 17:00:29 -0800304 } *ringbuffer, *batchbuffer, *ctx;
Chris Wilson52d39a22012-02-15 11:25:37 +0000305 struct drm_i915_error_request {
306 long jiffies;
307 u32 seqno;
Chris Wilsonee4f42b2012-02-15 11:25:38 +0000308 u32 tail;
Chris Wilson52d39a22012-02-15 11:25:37 +0000309 } *requests;
310 int num_requests;
311 } ring[I915_NUM_RINGS];
Chris Wilson9df30792010-02-18 10:24:56 +0000312 struct drm_i915_error_buffer {
Chris Wilsona779e5a2011-01-09 21:07:49 +0000313 u32 size;
Chris Wilson9df30792010-02-18 10:24:56 +0000314 u32 name;
Chris Wilson0201f1e2012-07-20 12:41:01 +0100315 u32 rseqno, wseqno;
Chris Wilson9df30792010-02-18 10:24:56 +0000316 u32 gtt_offset;
317 u32 read_domains;
318 u32 write_domain;
Daniel Vetter4b9de732011-10-09 21:52:02 +0200319 s32 fence_reg:I915_MAX_NUM_FENCE_BITS;
Chris Wilson9df30792010-02-18 10:24:56 +0000320 s32 pinned:2;
321 u32 tiling:2;
322 u32 dirty:1;
323 u32 purgeable:1;
Daniel Vetter5d1333f2012-02-16 11:03:29 +0100324 s32 ring:4;
Chris Wilson93dfb402011-03-29 16:59:50 -0700325 u32 cache_level:2;
Chris Wilsonc724e8a2010-11-22 08:07:02 +0000326 } *active_bo, *pinned_bo;
327 u32 active_bo_count, pinned_bo_count;
Chris Wilson6ef3d422010-08-04 20:26:07 +0100328 struct intel_overlay_error_state *overlay;
Chris Wilsonc4a1d9e2010-11-21 13:12:35 +0000329 struct intel_display_error_state *display;
Jesse Barnes63eeaf32009-06-18 16:56:52 -0700330};
331
Daniel Vetterb8cecdf2013-03-27 00:44:50 +0100332struct intel_crtc_config;
Daniel Vetter0e8ffe12013-03-28 10:42:00 +0100333struct intel_crtc;
Daniel Vetteree9300b2013-06-03 22:40:22 +0200334struct intel_limit;
335struct dpll;
Daniel Vetterb8cecdf2013-03-27 00:44:50 +0100336
Jesse Barnese70236a2009-09-21 10:42:27 -0700337struct drm_i915_display_funcs {
Adam Jacksonee5382a2010-04-23 11:17:39 -0400338 bool (*fbc_enabled)(struct drm_device *dev);
Jesse Barnese70236a2009-09-21 10:42:27 -0700339 void (*enable_fbc)(struct drm_crtc *crtc, unsigned long interval);
340 void (*disable_fbc)(struct drm_device *dev);
341 int (*get_display_clock_speed)(struct drm_device *dev);
342 int (*get_fifo_size)(struct drm_device *dev, int plane);
Daniel Vetteree9300b2013-06-03 22:40:22 +0200343 /**
344 * find_dpll() - Find the best values for the PLL
345 * @limit: limits for the PLL
346 * @crtc: current CRTC
347 * @target: target frequency in kHz
348 * @refclk: reference clock frequency in kHz
349 * @match_clock: if provided, @best_clock P divider must
350 * match the P divider from @match_clock
351 * used for LVDS downclocking
352 * @best_clock: best PLL values found
353 *
354 * Returns true on success, false on failure.
355 */
356 bool (*find_dpll)(const struct intel_limit *limit,
357 struct drm_crtc *crtc,
358 int target, int refclk,
359 struct dpll *match_clock,
360 struct dpll *best_clock);
Chris Wilsond2102462011-01-24 17:43:27 +0000361 void (*update_wm)(struct drm_device *dev);
Jesse Barnesb840d907f2011-12-13 13:19:38 -0800362 void (*update_sprite_wm)(struct drm_device *dev, int pipe,
Paulo Zanoni4c4ff432013-05-24 11:59:17 -0300363 uint32_t sprite_width, int pixel_size,
364 bool enable);
Daniel Vetter47fab732012-10-26 10:58:18 +0200365 void (*modeset_global_resources)(struct drm_device *dev);
Daniel Vetter0e8ffe12013-03-28 10:42:00 +0100366 /* Returns the active state of the crtc, and if the crtc is active,
367 * fills out the pipe-config with the hw state. */
368 bool (*get_pipe_config)(struct intel_crtc *,
369 struct intel_crtc_config *);
Jesse Barnesf1f644d2013-06-27 00:39:25 +0300370 void (*get_clock)(struct intel_crtc *, struct intel_crtc_config *);
Eric Anholtf564048e2011-03-30 13:01:02 -0700371 int (*crtc_mode_set)(struct drm_crtc *crtc,
Eric Anholtf564048e2011-03-30 13:01:02 -0700372 int x, int y,
373 struct drm_framebuffer *old_fb);
Daniel Vetter76e5a892012-06-29 22:39:33 +0200374 void (*crtc_enable)(struct drm_crtc *crtc);
375 void (*crtc_disable)(struct drm_crtc *crtc);
Jesse Barnesee7b9f92012-04-20 17:11:53 +0100376 void (*off)(struct drm_crtc *crtc);
Wu Fengguange0dac652011-09-05 14:25:34 +0800377 void (*write_eld)(struct drm_connector *connector,
378 struct drm_crtc *crtc);
Jesse Barnes674cf962011-04-28 14:27:04 -0700379 void (*fdi_link_train)(struct drm_crtc *crtc);
Jesse Barnes6067aae2011-04-28 15:04:31 -0700380 void (*init_clock_gating)(struct drm_device *dev);
Jesse Barnes8c9f3aa2011-06-16 09:19:13 -0700381 int (*queue_flip)(struct drm_device *dev, struct drm_crtc *crtc,
382 struct drm_framebuffer *fb,
383 struct drm_i915_gem_object *obj);
Jesse Barnes17638cd2011-06-24 12:19:23 -0700384 int (*update_plane)(struct drm_crtc *crtc, struct drm_framebuffer *fb,
385 int x, int y);
Daniel Vetter20afbda2012-12-11 14:05:07 +0100386 void (*hpd_irq_setup)(struct drm_device *dev);
Jesse Barnese70236a2009-09-21 10:42:27 -0700387 /* clock updates for mode set */
388 /* cursor updates */
389 /* render clock increase/decrease */
390 /* display clock increase/decrease */
391 /* pll clock increase/decrease */
Jesse Barnese70236a2009-09-21 10:42:27 -0700392};
393
Chris Wilson990bbda2012-07-02 11:51:02 -0300394struct drm_i915_gt_funcs {
395 void (*force_wake_get)(struct drm_i915_private *dev_priv);
396 void (*force_wake_put)(struct drm_i915_private *dev_priv);
397};
398
Damien Lespiau79fc46d2013-04-23 16:37:17 +0100399#define DEV_INFO_FOR_EACH_FLAG(func, sep) \
400 func(is_mobile) sep \
401 func(is_i85x) sep \
402 func(is_i915g) sep \
403 func(is_i945gm) sep \
404 func(is_g33) sep \
405 func(need_gfx_hws) sep \
406 func(is_g4x) sep \
407 func(is_pineview) sep \
408 func(is_broadwater) sep \
409 func(is_crestline) sep \
410 func(is_ivybridge) sep \
411 func(is_valleyview) sep \
412 func(is_haswell) sep \
413 func(has_force_wake) sep \
414 func(has_fbc) sep \
415 func(has_pipe_cxsr) sep \
416 func(has_hotplug) sep \
417 func(cursor_needs_physical) sep \
418 func(has_overlay) sep \
419 func(overlay_needs_physical) sep \
420 func(supports_tv) sep \
421 func(has_bsd_ring) sep \
422 func(has_blt_ring) sep \
Xiang, Haihaof72a1182013-05-28 19:22:22 -0700423 func(has_vebox_ring) sep \
Damien Lespiaudd93be52013-04-22 18:40:39 +0100424 func(has_llc) sep \
Damien Lespiau30568c42013-04-22 18:40:41 +0100425 func(has_ddi) sep \
426 func(has_fpga_dbg)
Daniel Vetterc96ea642012-08-08 22:01:51 +0200427
Damien Lespiaua587f772013-04-22 18:40:38 +0100428#define DEFINE_FLAG(name) u8 name:1
429#define SEP_SEMICOLON ;
Eugeni Dodonov3d29b842012-01-17 14:43:53 -0200430
Kristian Høgsbergcfdf1fa2009-12-16 15:16:16 -0500431struct intel_device_info {
Ville Syrjälä10fce672013-01-24 15:29:28 +0200432 u32 display_mmio_offset;
Ben Widawsky7eb552a2013-03-13 14:05:41 -0700433 u8 num_pipes:3;
=?utf-8?q?Michel_D=C3=A4nzer?=a6b54f32006-10-24 23:37:43 +1000434 u8 gen;
Damien Lespiaua587f772013-04-22 18:40:38 +0100435 DEV_INFO_FOR_EACH_FLAG(DEFINE_FLAG, SEP_SEMICOLON);
Kristian Høgsbergcfdf1fa2009-12-16 15:16:16 -0500436};
437
Damien Lespiaua587f772013-04-22 18:40:38 +0100438#undef DEFINE_FLAG
439#undef SEP_SEMICOLON
440
Daniel Vetter7faf1ab2013-01-24 14:44:55 -0800441enum i915_cache_level {
442 I915_CACHE_NONE = 0,
443 I915_CACHE_LLC,
444 I915_CACHE_LLC_MLC, /* gen6+, in docs at least! */
445};
446
Kenneth Graunke2d04bef2013-04-22 00:53:49 -0700447typedef uint32_t gen6_gtt_pte_t;
448
Ben Widawsky5d4545a2013-01-17 12:45:15 -0800449/* The Graphics Translation Table is the way in which GEN hardware translates a
450 * Graphics Virtual Address into a Physical Address. In addition to the normal
451 * collateral associated with any va->pa translations GEN hardware also has a
452 * portion of the GTT which can be mapped by the CPU and remain both coherent
453 * and correct (in cases like swizzling). That region is referred to as GMADR in
454 * the spec.
455 */
456struct i915_gtt {
457 unsigned long start; /* Start offset of used GTT */
458 size_t total; /* Total size GTT can map */
Ben Widawskybaa09f52013-01-24 13:49:57 -0800459 size_t stolen_size; /* Total size of stolen memory */
Ben Widawsky5d4545a2013-01-17 12:45:15 -0800460
461 unsigned long mappable_end; /* End offset that we can CPU map */
462 struct io_mapping *mappable; /* Mapping to our CPU mappable region */
463 phys_addr_t mappable_base; /* PA of our GMADR */
464
465 /** "Graphics Stolen Memory" holds the global PTEs */
466 void __iomem *gsm;
Ben Widawskya81cc002013-01-18 12:30:31 -0800467
468 bool do_idle_maps;
Ben Widawsky67167242013-06-27 16:30:18 -0700469 struct {
470 dma_addr_t addr;
471 struct page *page;
472 } scratch;
Daniel Vetter7faf1ab2013-01-24 14:44:55 -0800473
Ben Widawsky911bdf02013-06-27 16:30:23 -0700474 int mtrr;
Daniel Vetter7faf1ab2013-01-24 14:44:55 -0800475
476 /* global gtt ops */
Ben Widawskybaa09f52013-01-24 13:49:57 -0800477 int (*gtt_probe)(struct drm_device *dev, size_t *gtt_total,
Ben Widawsky41907dd2013-02-08 11:32:47 -0800478 size_t *stolen, phys_addr_t *mappable_base,
479 unsigned long *mappable_end);
Ben Widawskybaa09f52013-01-24 13:49:57 -0800480 void (*gtt_remove)(struct drm_device *dev);
Daniel Vetter7faf1ab2013-01-24 14:44:55 -0800481 void (*gtt_clear_range)(struct drm_device *dev,
482 unsigned int first_entry,
483 unsigned int num_entries);
484 void (*gtt_insert_entries)(struct drm_device *dev,
485 struct sg_table *st,
486 unsigned int pg_start,
487 enum i915_cache_level cache_level);
Ben Widawsky80a74f72013-06-27 16:30:19 -0700488 gen6_gtt_pte_t (*pte_encode)(dma_addr_t addr,
Kenneth Graunke2d04bef2013-04-22 00:53:49 -0700489 enum i915_cache_level level);
Ben Widawsky5d4545a2013-01-17 12:45:15 -0800490};
Ben Widawskya54c0c22013-01-24 14:45:00 -0800491#define gtt_total_entries(gtt) ((gtt).total >> PAGE_SHIFT)
Ben Widawsky5d4545a2013-01-17 12:45:15 -0800492
Daniel Vetter1d2a3142012-02-09 17:15:46 +0100493struct i915_hw_ppgtt {
Ben Widawsky8f2c59f2012-09-24 08:55:51 -0700494 struct drm_device *dev;
Daniel Vetter1d2a3142012-02-09 17:15:46 +0100495 unsigned num_pd_entries;
496 struct page **pt_pages;
497 uint32_t pd_offset;
498 dma_addr_t *pt_dma_addr;
Daniel Vetterdef886c2013-01-24 14:44:56 -0800499
500 /* pte functions, mirroring the interface of the global gtt. */
501 void (*clear_range)(struct i915_hw_ppgtt *ppgtt,
502 unsigned int first_entry,
503 unsigned int num_entries);
504 void (*insert_entries)(struct i915_hw_ppgtt *ppgtt,
505 struct sg_table *st,
506 unsigned int pg_start,
507 enum i915_cache_level cache_level);
Ben Widawsky80a74f72013-06-27 16:30:19 -0700508 gen6_gtt_pte_t (*pte_encode)(dma_addr_t addr,
Kenneth Graunke2d04bef2013-04-22 00:53:49 -0700509 enum i915_cache_level level);
Ben Widawskyb7c36d22013-04-08 18:43:56 -0700510 int (*enable)(struct drm_device *dev);
Daniel Vetter3440d262013-01-24 13:49:56 -0800511 void (*cleanup)(struct i915_hw_ppgtt *ppgtt);
Daniel Vetter1d2a3142012-02-09 17:15:46 +0100512};
513
Mika Kuoppalae59ec132013-06-12 12:35:28 +0300514struct i915_ctx_hang_stats {
515 /* This context had batch pending when hang was declared */
516 unsigned batch_pending;
517
518 /* This context had batch active when hang was declared */
519 unsigned batch_active;
520};
Ben Widawsky40521052012-06-04 14:42:43 -0700521
522/* This must match up with the value previously used for execbuf2.rsvd1. */
523#define DEFAULT_CONTEXT_ID 0
524struct i915_hw_context {
Mika Kuoppaladce32712013-04-30 13:30:33 +0300525 struct kref ref;
Ben Widawsky40521052012-06-04 14:42:43 -0700526 int id;
Ben Widawskye0556842012-06-04 14:42:46 -0700527 bool is_initialized;
Ben Widawsky40521052012-06-04 14:42:43 -0700528 struct drm_i915_file_private *file_priv;
529 struct intel_ring_buffer *ring;
530 struct drm_i915_gem_object *obj;
Mika Kuoppalae59ec132013-06-12 12:35:28 +0300531 struct i915_ctx_hang_stats hang_stats;
Ben Widawsky40521052012-06-04 14:42:43 -0700532};
533
Ben Widawsky5c3fe8b2013-06-27 16:30:21 -0700534struct i915_fbc {
535 unsigned long size;
536 unsigned int fb_id;
537 enum plane plane;
538 int y;
539
540 struct drm_mm_node *compressed_fb;
541 struct drm_mm_node *compressed_llb;
542
543 struct intel_fbc_work {
544 struct delayed_work work;
545 struct drm_crtc *crtc;
546 struct drm_framebuffer *fb;
547 int interval;
548 } *fbc_work;
549
550 enum {
551 FBC_NO_OUTPUT, /* no outputs enabled to compress */
552 FBC_STOLEN_TOO_SMALL, /* not enough space for buffers */
553 FBC_UNSUPPORTED_MODE, /* interlace or doublescanned mode */
554 FBC_MODE_TOO_LARGE, /* mode too large for compression */
555 FBC_BAD_PLANE, /* fbc not supported on plane */
556 FBC_NOT_TILED, /* buffer not tiled */
557 FBC_MULTIPLE_PIPES, /* more than one pipe active */
558 FBC_MODULE_PARAM,
559 FBC_CHIP_DEFAULT, /* disabled by default on this chip */
560 } no_fbc_reason;
Jesse Barnesb5e50c32010-02-05 12:42:41 -0800561};
562
Ben Widawsky5c3fe8b2013-06-27 16:30:21 -0700563
Zhenyu Wang3bad0782010-04-07 16:15:53 +0800564enum intel_pch {
Paulo Zanonif0350832012-07-03 18:48:16 -0300565 PCH_NONE = 0, /* No PCH present */
Zhenyu Wang3bad0782010-04-07 16:15:53 +0800566 PCH_IBX, /* Ibexpeak PCH */
567 PCH_CPT, /* Cougarpoint PCH */
Eugeni Dodonoveb877eb2012-03-29 12:32:20 -0300568 PCH_LPT, /* Lynxpoint PCH */
Ben Widawsky40c7ead2013-04-05 13:12:40 -0700569 PCH_NOP,
Zhenyu Wang3bad0782010-04-07 16:15:53 +0800570};
571
Paulo Zanoni988d6ee2012-12-01 12:04:24 -0200572enum intel_sbi_destination {
573 SBI_ICLK,
574 SBI_MPHY,
575};
576
Jesse Barnesb690e962010-07-19 13:53:12 -0700577#define QUIRK_PIPEA_FORCE (1<<0)
Keith Packard435793d2011-07-12 14:56:22 -0700578#define QUIRK_LVDS_SSC_DISABLE (1<<1)
Carsten Emde4dca20e2012-03-15 15:56:26 +0100579#define QUIRK_INVERT_BRIGHTNESS (1<<2)
Jesse Barnesb690e962010-07-19 13:53:12 -0700580
Dave Airlie8be48d92010-03-30 05:34:14 +0000581struct intel_fbdev;
Chris Wilson1630fe72011-07-08 12:22:42 +0100582struct intel_fbc_work;
Dave Airlie38651672010-03-30 05:34:13 +0000583
Daniel Vetterc2b91522012-02-14 22:37:19 +0100584struct intel_gmbus {
585 struct i2c_adapter adapter;
Chris Wilsonf2ce9fa2012-11-10 15:58:21 +0000586 u32 force_bit;
Daniel Vetterc2b91522012-02-14 22:37:19 +0100587 u32 reg0;
Daniel Vetter36c785f2012-02-14 22:37:22 +0100588 u32 gpio_reg;
Daniel Vetterc167a6f2012-02-28 00:43:09 +0100589 struct i2c_algo_bit_data bit_algo;
Daniel Vetterc2b91522012-02-14 22:37:19 +0100590 struct drm_i915_private *dev_priv;
591};
592
Daniel Vetterf4c956a2012-11-02 19:55:02 +0100593struct i915_suspend_saved_registers {
Jesse Barnesba8bbcf2007-11-22 14:14:14 +1000594 u8 saveLBB;
595 u32 saveDSPACNTR;
596 u32 saveDSPBCNTR;
Keith Packarde948e992008-05-07 12:27:53 +1000597 u32 saveDSPARB;
Jesse Barnesba8bbcf2007-11-22 14:14:14 +1000598 u32 savePIPEACONF;
599 u32 savePIPEBCONF;
600 u32 savePIPEASRC;
601 u32 savePIPEBSRC;
602 u32 saveFPA0;
603 u32 saveFPA1;
604 u32 saveDPLL_A;
605 u32 saveDPLL_A_MD;
606 u32 saveHTOTAL_A;
607 u32 saveHBLANK_A;
608 u32 saveHSYNC_A;
609 u32 saveVTOTAL_A;
610 u32 saveVBLANK_A;
611 u32 saveVSYNC_A;
612 u32 saveBCLRPAT_A;
Zhenyu Wang5586c8b2009-11-06 02:13:02 +0000613 u32 saveTRANSACONF;
Zhenyu Wang42048782009-10-21 15:27:01 +0800614 u32 saveTRANS_HTOTAL_A;
615 u32 saveTRANS_HBLANK_A;
616 u32 saveTRANS_HSYNC_A;
617 u32 saveTRANS_VTOTAL_A;
618 u32 saveTRANS_VBLANK_A;
619 u32 saveTRANS_VSYNC_A;
Jesse Barnes0da3ea12008-02-20 09:39:58 +1000620 u32 savePIPEASTAT;
Jesse Barnesba8bbcf2007-11-22 14:14:14 +1000621 u32 saveDSPASTRIDE;
622 u32 saveDSPASIZE;
623 u32 saveDSPAPOS;
Jesse Barnes585fb112008-07-29 11:54:06 -0700624 u32 saveDSPAADDR;
Jesse Barnesba8bbcf2007-11-22 14:14:14 +1000625 u32 saveDSPASURF;
626 u32 saveDSPATILEOFF;
627 u32 savePFIT_PGM_RATIOS;
Jesse Barnes0eb96d62009-10-14 12:33:41 -0700628 u32 saveBLC_HIST_CTL;
Jesse Barnesba8bbcf2007-11-22 14:14:14 +1000629 u32 saveBLC_PWM_CTL;
630 u32 saveBLC_PWM_CTL2;
Zhenyu Wang42048782009-10-21 15:27:01 +0800631 u32 saveBLC_CPU_PWM_CTL;
632 u32 saveBLC_CPU_PWM_CTL2;
Jesse Barnesba8bbcf2007-11-22 14:14:14 +1000633 u32 saveFPB0;
634 u32 saveFPB1;
635 u32 saveDPLL_B;
636 u32 saveDPLL_B_MD;
637 u32 saveHTOTAL_B;
638 u32 saveHBLANK_B;
639 u32 saveHSYNC_B;
640 u32 saveVTOTAL_B;
641 u32 saveVBLANK_B;
642 u32 saveVSYNC_B;
643 u32 saveBCLRPAT_B;
Zhenyu Wang5586c8b2009-11-06 02:13:02 +0000644 u32 saveTRANSBCONF;
Zhenyu Wang42048782009-10-21 15:27:01 +0800645 u32 saveTRANS_HTOTAL_B;
646 u32 saveTRANS_HBLANK_B;
647 u32 saveTRANS_HSYNC_B;
648 u32 saveTRANS_VTOTAL_B;
649 u32 saveTRANS_VBLANK_B;
650 u32 saveTRANS_VSYNC_B;
Jesse Barnes0da3ea12008-02-20 09:39:58 +1000651 u32 savePIPEBSTAT;
Jesse Barnesba8bbcf2007-11-22 14:14:14 +1000652 u32 saveDSPBSTRIDE;
653 u32 saveDSPBSIZE;
654 u32 saveDSPBPOS;
Jesse Barnes585fb112008-07-29 11:54:06 -0700655 u32 saveDSPBADDR;
Jesse Barnesba8bbcf2007-11-22 14:14:14 +1000656 u32 saveDSPBSURF;
657 u32 saveDSPBTILEOFF;
Jesse Barnes585fb112008-07-29 11:54:06 -0700658 u32 saveVGA0;
659 u32 saveVGA1;
660 u32 saveVGA_PD;
Jesse Barnesba8bbcf2007-11-22 14:14:14 +1000661 u32 saveVGACNTRL;
662 u32 saveADPA;
663 u32 saveLVDS;
Jesse Barnes585fb112008-07-29 11:54:06 -0700664 u32 savePP_ON_DELAYS;
665 u32 savePP_OFF_DELAYS;
Jesse Barnesba8bbcf2007-11-22 14:14:14 +1000666 u32 saveDVOA;
667 u32 saveDVOB;
668 u32 saveDVOC;
669 u32 savePP_ON;
670 u32 savePP_OFF;
671 u32 savePP_CONTROL;
Jesse Barnes585fb112008-07-29 11:54:06 -0700672 u32 savePP_DIVISOR;
Jesse Barnesba8bbcf2007-11-22 14:14:14 +1000673 u32 savePFIT_CONTROL;
674 u32 save_palette_a[256];
675 u32 save_palette_b[256];
Jesse Barnes06027f92009-10-05 13:47:26 -0700676 u32 saveDPFC_CB_BASE;
Jesse Barnesba8bbcf2007-11-22 14:14:14 +1000677 u32 saveFBC_CFB_BASE;
678 u32 saveFBC_LL_BASE;
679 u32 saveFBC_CONTROL;
680 u32 saveFBC_CONTROL2;
Jesse Barnes0da3ea12008-02-20 09:39:58 +1000681 u32 saveIER;
682 u32 saveIIR;
683 u32 saveIMR;
Zhenyu Wang42048782009-10-21 15:27:01 +0800684 u32 saveDEIER;
685 u32 saveDEIMR;
686 u32 saveGTIER;
687 u32 saveGTIMR;
688 u32 saveFDI_RXA_IMR;
689 u32 saveFDI_RXB_IMR;
Keith Packard1f84e552008-02-16 19:19:29 -0800690 u32 saveCACHE_MODE_0;
Keith Packard1f84e552008-02-16 19:19:29 -0800691 u32 saveMI_ARB_STATE;
Jesse Barnesba8bbcf2007-11-22 14:14:14 +1000692 u32 saveSWF0[16];
693 u32 saveSWF1[16];
694 u32 saveSWF2[3];
695 u8 saveMSR;
696 u8 saveSR[8];
Jesse Barnes123f7942008-02-07 11:15:20 -0800697 u8 saveGR[25];
Jesse Barnesba8bbcf2007-11-22 14:14:14 +1000698 u8 saveAR_INDEX;
Jesse Barnesa59e1222008-05-07 12:25:46 +1000699 u8 saveAR[21];
Jesse Barnesba8bbcf2007-11-22 14:14:14 +1000700 u8 saveDACMASK;
Jesse Barnesa59e1222008-05-07 12:25:46 +1000701 u8 saveCR[37];
Daniel Vetter4b9de732011-10-09 21:52:02 +0200702 uint64_t saveFENCE[I915_MAX_NUM_FENCES];
Eric Anholt1fd1c622009-06-03 07:26:58 +0000703 u32 saveCURACNTR;
704 u32 saveCURAPOS;
705 u32 saveCURABASE;
706 u32 saveCURBCNTR;
707 u32 saveCURBPOS;
708 u32 saveCURBBASE;
709 u32 saveCURSIZE;
Keith Packarda4fc5ed2009-04-07 16:16:42 -0700710 u32 saveDP_B;
711 u32 saveDP_C;
712 u32 saveDP_D;
713 u32 savePIPEA_GMCH_DATA_M;
714 u32 savePIPEB_GMCH_DATA_M;
715 u32 savePIPEA_GMCH_DATA_N;
716 u32 savePIPEB_GMCH_DATA_N;
717 u32 savePIPEA_DP_LINK_M;
718 u32 savePIPEB_DP_LINK_M;
719 u32 savePIPEA_DP_LINK_N;
720 u32 savePIPEB_DP_LINK_N;
Zhenyu Wang42048782009-10-21 15:27:01 +0800721 u32 saveFDI_RXA_CTL;
722 u32 saveFDI_TXA_CTL;
723 u32 saveFDI_RXB_CTL;
724 u32 saveFDI_TXB_CTL;
725 u32 savePFA_CTL_1;
726 u32 savePFB_CTL_1;
727 u32 savePFA_WIN_SZ;
728 u32 savePFB_WIN_SZ;
729 u32 savePFA_WIN_POS;
730 u32 savePFB_WIN_POS;
Zhenyu Wang5586c8b2009-11-06 02:13:02 +0000731 u32 savePCH_DREF_CONTROL;
732 u32 saveDISP_ARB_CTL;
733 u32 savePIPEA_DATA_M1;
734 u32 savePIPEA_DATA_N1;
735 u32 savePIPEA_LINK_M1;
736 u32 savePIPEA_LINK_N1;
737 u32 savePIPEB_DATA_M1;
738 u32 savePIPEB_DATA_N1;
739 u32 savePIPEB_LINK_M1;
740 u32 savePIPEB_LINK_N1;
Matthew Garrettb5b72e82010-02-02 18:30:47 +0000741 u32 saveMCHBAR_RENDER_STANDBY;
Adam Jacksoncda2bb72011-07-26 16:53:06 -0400742 u32 savePCH_PORT_HOTPLUG;
Daniel Vetterf4c956a2012-11-02 19:55:02 +0100743};
Daniel Vetterc85aa882012-11-02 19:55:03 +0100744
745struct intel_gen6_power_mgmt {
Daniel Vetter59cdb632013-07-04 23:35:28 +0200746 /* work and pm_iir are protected by dev_priv->irq_lock */
Daniel Vetterc85aa882012-11-02 19:55:03 +0100747 struct work_struct work;
748 u32 pm_iir;
Daniel Vetter59cdb632013-07-04 23:35:28 +0200749
750 /* On vlv we need to manually drop to Vmin with a delayed work. */
751 struct delayed_work vlv_work;
Daniel Vetterc85aa882012-11-02 19:55:03 +0100752
753 /* The below variables an all the rps hw state are protected by
754 * dev->struct mutext. */
755 u8 cur_delay;
756 u8 min_delay;
757 u8 max_delay;
Jesse Barnes52ceb902013-04-23 10:09:26 -0700758 u8 rpe_delay;
Ben Widawsky31c77382013-04-05 14:29:22 -0700759 u8 hw_max;
Jesse Barnes1a01ab32012-11-02 11:14:00 -0700760
761 struct delayed_work delayed_resume_work;
Jesse Barnes4fc688c2012-11-02 11:14:01 -0700762
763 /*
764 * Protects RPS/RC6 register access and PCU communication.
765 * Must be taken after struct_mutex if nested.
766 */
767 struct mutex hw_lock;
Daniel Vetterc85aa882012-11-02 19:55:03 +0100768};
769
Daniel Vetter1a240d42012-11-29 22:18:51 +0100770/* defined intel_pm.c */
771extern spinlock_t mchdev_lock;
772
Daniel Vetterc85aa882012-11-02 19:55:03 +0100773struct intel_ilk_power_mgmt {
774 u8 cur_delay;
775 u8 min_delay;
776 u8 max_delay;
777 u8 fmax;
778 u8 fstart;
779
780 u64 last_count1;
781 unsigned long last_time1;
782 unsigned long chipset_power;
783 u64 last_count2;
784 struct timespec last_time2;
785 unsigned long gfx_power;
786 u8 corr;
787
788 int c_m;
789 int r_t;
Daniel Vetter3e373942012-11-02 19:55:04 +0100790
791 struct drm_i915_gem_object *pwrctx;
792 struct drm_i915_gem_object *renderctx;
Daniel Vetterc85aa882012-11-02 19:55:03 +0100793};
794
Wang Xingchaoa38911a2013-05-30 22:07:11 +0800795/* Power well structure for haswell */
796struct i915_power_well {
797 struct drm_device *device;
798 spinlock_t lock;
799 /* power well enable/disable usage count */
800 int count;
801 int i915_request;
802};
803
Daniel Vetter231f42a2012-11-02 19:55:05 +0100804struct i915_dri1_state {
805 unsigned allow_batchbuffer : 1;
806 u32 __iomem *gfx_hws_cpu_addr;
807
808 unsigned int cpp;
809 int back_offset;
810 int front_offset;
811 int current_page;
812 int page_flipping;
813
814 uint32_t counter;
815};
816
Daniel Vetterdb1b76c2013-07-09 16:51:37 +0200817struct i915_ums_state {
818 /**
819 * Flag if the X Server, and thus DRM, is not currently in
820 * control of the device.
821 *
822 * This is set between LeaveVT and EnterVT. It needs to be
823 * replaced with a semaphore. It also needs to be
824 * transitioned away from for kernel modesetting.
825 */
826 int mm_suspended;
827};
828
Daniel Vettera4da4fa2012-11-02 19:55:07 +0100829struct intel_l3_parity {
830 u32 *remap_info;
831 struct work_struct error_work;
832};
833
Daniel Vetter4b5aed62012-11-14 17:14:03 +0100834struct i915_gem_mm {
Daniel Vetter4b5aed62012-11-14 17:14:03 +0100835 /** Memory allocator for GTT stolen memory */
836 struct drm_mm stolen;
837 /** Memory allocator for GTT */
838 struct drm_mm gtt_space;
839 /** List of all objects in gtt_space. Used to restore gtt
840 * mappings on resume */
841 struct list_head bound_list;
842 /**
843 * List of objects which are not bound to the GTT (thus
844 * are idle and not used by the GPU) but still have
845 * (presumably uncached) pages still attached.
846 */
847 struct list_head unbound_list;
848
849 /** Usable portion of the GTT for GEM */
850 unsigned long stolen_base; /* limited to low memory (32-bit) */
851
Daniel Vetter4b5aed62012-11-14 17:14:03 +0100852 /** PPGTT used for aliasing the PPGTT with the GTT */
853 struct i915_hw_ppgtt *aliasing_ppgtt;
854
855 struct shrinker inactive_shrinker;
856 bool shrinker_no_lock_stealing;
857
858 /**
859 * List of objects currently involved in rendering.
860 *
861 * Includes buffers having the contents of their GPU caches
862 * flushed, not necessarily primitives. last_rendering_seqno
863 * represents when the rendering involved will be completed.
864 *
865 * A reference is held on the buffer while on this list.
866 */
867 struct list_head active_list;
868
869 /**
870 * LRU list of objects which are not in the ringbuffer and
871 * are ready to unbind, but are still in the GTT.
872 *
873 * last_rendering_seqno is 0 while an object is in this list.
874 *
875 * A reference is not held on the buffer while on this list,
876 * as merely being GTT-bound shouldn't prevent its being
877 * freed, and we'll pull it off the list in the free path.
878 */
879 struct list_head inactive_list;
880
881 /** LRU list of objects with fence regs on them. */
882 struct list_head fence_list;
883
884 /**
885 * We leave the user IRQ off as much as possible,
886 * but this means that requests will finish and never
887 * be retired once the system goes idle. Set a timer to
888 * fire periodically while the ring is running. When it
889 * fires, go retire requests.
890 */
891 struct delayed_work retire_work;
892
893 /**
894 * Are we in a non-interruptible section of code like
895 * modesetting?
896 */
897 bool interruptible;
898
Daniel Vetter4b5aed62012-11-14 17:14:03 +0100899 /** Bit 6 swizzling required for X tiling */
900 uint32_t bit_6_swizzle_x;
901 /** Bit 6 swizzling required for Y tiling */
902 uint32_t bit_6_swizzle_y;
903
904 /* storage for physical objects */
905 struct drm_i915_gem_phys_object *phys_objs[I915_MAX_PHYS_OBJECT];
906
907 /* accounting, useful for userland debugging */
908 size_t object_memory;
909 u32 object_count;
910};
911
Mika Kuoppalaedc3d882013-05-23 13:55:35 +0300912struct drm_i915_error_state_buf {
913 unsigned bytes;
914 unsigned size;
915 int err;
916 u8 *buf;
917 loff_t start;
918 loff_t pos;
919};
920
Mika Kuoppalafc16b482013-06-06 15:18:39 +0300921struct i915_error_state_file_priv {
922 struct drm_device *dev;
923 struct drm_i915_error_state *error;
924};
925
Daniel Vetter99584db2012-11-14 17:14:04 +0100926struct i915_gpu_error {
927 /* For hangcheck timer */
928#define DRM_I915_HANGCHECK_PERIOD 1500 /* in ms */
929#define DRM_I915_HANGCHECK_JIFFIES msecs_to_jiffies(DRM_I915_HANGCHECK_PERIOD)
930 struct timer_list hangcheck_timer;
Daniel Vetter99584db2012-11-14 17:14:04 +0100931
932 /* For reset and error_state handling. */
933 spinlock_t lock;
934 /* Protected by the above dev->gpu_error.lock. */
935 struct drm_i915_error_state *first_error;
936 struct work_struct work;
Daniel Vetter99584db2012-11-14 17:14:04 +0100937
938 unsigned long last_reset;
939
Daniel Vetter1f83fee2012-11-15 17:17:22 +0100940 /**
Daniel Vetterf69061b2012-12-06 09:01:42 +0100941 * State variable and reset counter controlling the reset flow
Daniel Vetter1f83fee2012-11-15 17:17:22 +0100942 *
Daniel Vetterf69061b2012-12-06 09:01:42 +0100943 * Upper bits are for the reset counter. This counter is used by the
944 * wait_seqno code to race-free noticed that a reset event happened and
945 * that it needs to restart the entire ioctl (since most likely the
946 * seqno it waited for won't ever signal anytime soon).
947 *
948 * This is important for lock-free wait paths, where no contended lock
949 * naturally enforces the correct ordering between the bail-out of the
950 * waiter and the gpu reset work code.
Daniel Vetter1f83fee2012-11-15 17:17:22 +0100951 *
952 * Lowest bit controls the reset state machine: Set means a reset is in
953 * progress. This state will (presuming we don't have any bugs) decay
954 * into either unset (successful reset) or the special WEDGED value (hw
955 * terminally sour). All waiters on the reset_queue will be woken when
956 * that happens.
957 */
958 atomic_t reset_counter;
959
960 /**
961 * Special values/flags for reset_counter
962 *
963 * Note that the code relies on
964 * I915_WEDGED & I915_RESET_IN_PROGRESS_FLAG
965 * being true.
966 */
967#define I915_RESET_IN_PROGRESS_FLAG 1
968#define I915_WEDGED 0xffffffff
969
970 /**
971 * Waitqueue to signal when the reset has completed. Used by clients
972 * that wait for dev_priv->mm.wedged to settle.
973 */
974 wait_queue_head_t reset_queue;
Daniel Vetter33196de2012-11-14 17:14:05 +0100975
Daniel Vetter99584db2012-11-14 17:14:04 +0100976 /* For gpu hang simulation. */
977 unsigned int stop_rings;
978};
979
Zhang Ruib8efb172013-02-05 15:41:53 +0800980enum modeset_restore {
981 MODESET_ON_LID_OPEN,
982 MODESET_DONE,
983 MODESET_SUSPENDED,
984};
985
Rodrigo Vivi41aa3442013-05-09 20:03:18 -0300986struct intel_vbt_data {
987 struct drm_display_mode *lfp_lvds_vbt_mode; /* if any */
988 struct drm_display_mode *sdvo_lvds_vbt_mode; /* if any */
989
990 /* Feature bits */
991 unsigned int int_tv_support:1;
992 unsigned int lvds_dither:1;
993 unsigned int lvds_vbt:1;
994 unsigned int int_crt_support:1;
995 unsigned int lvds_use_ssc:1;
996 unsigned int display_clock_mode:1;
997 unsigned int fdi_rx_polarity_inverted:1;
998 int lvds_ssc_freq;
999 unsigned int bios_lvds_val; /* initial [PCH_]LVDS reg val in VBIOS */
1000
1001 /* eDP */
1002 int edp_rate;
1003 int edp_lanes;
1004 int edp_preemphasis;
1005 int edp_vswing;
1006 bool edp_initialized;
1007 bool edp_support;
1008 int edp_bpp;
1009 struct edp_power_seq edp_pps;
1010
1011 int crt_ddc_pin;
1012
1013 int child_dev_num;
1014 struct child_device_config *child_dev;
1015};
1016
Daniel Vetterf4c956a2012-11-02 19:55:02 +01001017typedef struct drm_i915_private {
1018 struct drm_device *dev;
Chris Wilson42dcedd2012-11-15 11:32:30 +00001019 struct kmem_cache *slab;
Daniel Vetterf4c956a2012-11-02 19:55:02 +01001020
1021 const struct intel_device_info *info;
1022
1023 int relative_constants_mode;
1024
1025 void __iomem *regs;
1026
1027 struct drm_i915_gt_funcs gt;
1028 /** gt_fifo_count and the subsequent register write are synchronized
1029 * with dev->struct_mutex. */
1030 unsigned gt_fifo_count;
1031 /** forcewake_count is protected by gt_lock */
1032 unsigned forcewake_count;
1033 /** gt_lock is also taken in irq contexts. */
Luis R. Rodriguez99057c82012-11-29 12:45:06 -08001034 spinlock_t gt_lock;
Daniel Vetterf4c956a2012-11-02 19:55:02 +01001035
1036 struct intel_gmbus gmbus[GMBUS_NUM_PORTS];
1037
Daniel Vetter28c70f12012-12-01 13:53:45 +01001038
Daniel Vetterf4c956a2012-11-02 19:55:02 +01001039 /** gmbus_mutex protects against concurrent usage of the single hw gmbus
1040 * controller on different i2c buses. */
1041 struct mutex gmbus_mutex;
1042
1043 /**
1044 * Base address of the gmbus and gpio block.
1045 */
1046 uint32_t gpio_mmio_base;
1047
Daniel Vetter28c70f12012-12-01 13:53:45 +01001048 wait_queue_head_t gmbus_wait_queue;
1049
Daniel Vetterf4c956a2012-11-02 19:55:02 +01001050 struct pci_dev *bridge_dev;
1051 struct intel_ring_buffer ring[I915_NUM_RINGS];
Mika Kuoppalaf72b3432012-12-10 15:41:48 +02001052 uint32_t last_seqno, next_seqno;
Daniel Vetterf4c956a2012-11-02 19:55:02 +01001053
1054 drm_dma_handle_t *status_page_dmah;
Daniel Vetterf4c956a2012-11-02 19:55:02 +01001055 struct resource mch_res;
1056
1057 atomic_t irq_received;
1058
1059 /* protects the irq masks */
1060 spinlock_t irq_lock;
1061
Daniel Vetter9ee32fea2012-12-01 13:53:48 +01001062 /* To control wakeup latency, e.g. for irq-driven dp aux transfers. */
1063 struct pm_qos_request pm_qos;
1064
Daniel Vetterf4c956a2012-11-02 19:55:02 +01001065 /* DPIO indirect register protection */
Daniel Vetter09153002012-12-12 14:06:44 +01001066 struct mutex dpio_lock;
Daniel Vetterf4c956a2012-11-02 19:55:02 +01001067
1068 /** Cached value of IMR to avoid reads in updating the bitfield */
Daniel Vetterf4c956a2012-11-02 19:55:02 +01001069 u32 irq_mask;
1070 u32 gt_irq_mask;
Daniel Vetterf4c956a2012-11-02 19:55:02 +01001071
Daniel Vetterf4c956a2012-11-02 19:55:02 +01001072 struct work_struct hotplug_work;
Daniel Vetter52d7ece2012-12-01 21:03:22 +01001073 bool enable_hotplug_processing;
Egbert Eichb543fb02013-04-16 13:36:54 +02001074 struct {
1075 unsigned long hpd_last_jiffies;
1076 int hpd_cnt;
1077 enum {
1078 HPD_ENABLED = 0,
1079 HPD_DISABLED = 1,
1080 HPD_MARK_DISABLED = 2
1081 } hpd_mark;
1082 } hpd_stats[HPD_NUM_PINS];
Egbert Eich142e2392013-04-11 15:57:57 +02001083 u32 hpd_event_bits;
Egbert Eichac4c16c2013-04-16 13:36:58 +02001084 struct timer_list hotplug_reenable_timer;
Daniel Vetterf4c956a2012-11-02 19:55:02 +01001085
Jesse Barnes7f1f3852013-04-02 11:22:20 -07001086 int num_plane;
Daniel Vetterf4c956a2012-11-02 19:55:02 +01001087
Ben Widawsky5c3fe8b2013-06-27 16:30:21 -07001088 struct i915_fbc fbc;
Daniel Vetterf4c956a2012-11-02 19:55:02 +01001089 struct intel_opregion opregion;
Rodrigo Vivi41aa3442013-05-09 20:03:18 -03001090 struct intel_vbt_data vbt;
Daniel Vetterf4c956a2012-11-02 19:55:02 +01001091
1092 /* overlay */
1093 struct intel_overlay *overlay;
Ville Syrjälä2c6602d2013-02-08 23:13:35 +02001094 unsigned int sprite_scaling_enabled;
Daniel Vetterf4c956a2012-11-02 19:55:02 +01001095
Jani Nikula31ad8ec2013-04-02 15:48:09 +03001096 /* backlight */
1097 struct {
1098 int level;
1099 bool enabled;
Jani Nikula8ba2d182013-04-12 15:18:37 +03001100 spinlock_t lock; /* bl registers and the above bl fields */
Jani Nikula31ad8ec2013-04-02 15:48:09 +03001101 struct backlight_device *device;
1102 } backlight;
1103
Daniel Vetterf4c956a2012-11-02 19:55:02 +01001104 /* LVDS info */
Daniel Vetterf4c956a2012-11-02 19:55:02 +01001105 bool no_aux_handshake;
1106
Daniel Vetterf4c956a2012-11-02 19:55:02 +01001107 struct drm_i915_fence_reg fence_regs[I915_MAX_NUM_FENCES]; /* assume 965 */
1108 int fence_reg_start; /* 4 if userland hasn't ioctl'd us yet */
1109 int num_fence_regs; /* 8 on pre-965, 16 otherwise */
1110
1111 unsigned int fsb_freq, mem_freq, is_ddr3;
1112
Daniel Vetterf4c956a2012-11-02 19:55:02 +01001113 struct workqueue_struct *wq;
1114
1115 /* Display functions */
1116 struct drm_i915_display_funcs display;
1117
1118 /* PCH chipset type */
1119 enum intel_pch pch_type;
Paulo Zanoni17a303e2012-11-20 15:12:07 -02001120 unsigned short pch_id;
Daniel Vetterf4c956a2012-11-02 19:55:02 +01001121
1122 unsigned long quirks;
1123
Zhang Ruib8efb172013-02-05 15:41:53 +08001124 enum modeset_restore modeset_restore;
1125 struct mutex modeset_restore_lock;
Eric Anholt673a3942008-07-30 12:06:12 -07001126
Ben Widawsky5d4545a2013-01-17 12:45:15 -08001127 struct i915_gtt gtt;
1128
Daniel Vetter4b5aed62012-11-14 17:14:03 +01001129 struct i915_gem_mm mm;
Daniel Vetter87813422012-05-02 11:49:32 +02001130
Daniel Vetter87813422012-05-02 11:49:32 +02001131 /* Kernel Modesetting */
1132
yakui_zhao9b9d1722009-05-31 17:17:17 +08001133 struct sdvo_device_mapping sdvo_mappings[2];
Jesse Barnes652c3932009-08-17 13:31:43 -07001134
Jesse Barnes27f82272011-09-02 12:54:37 -07001135 struct drm_crtc *plane_to_crtc_mapping[3];
1136 struct drm_crtc *pipe_to_crtc_mapping[3];
Kristian Høgsberg6b95a202009-11-18 11:25:18 -05001137 wait_queue_head_t pending_flip_queue;
1138
Daniel Vettere72f9fb2013-06-05 13:34:06 +02001139 int num_shared_dpll;
1140 struct intel_shared_dpll shared_dplls[I915_NUM_PLLS];
Paulo Zanoni6441ab52012-10-05 12:05:58 -03001141 struct intel_ddi_plls ddi_plls;
Jesse Barnesee7b9f92012-04-20 17:11:53 +01001142
Jesse Barnes652c3932009-08-17 13:31:43 -07001143 /* Reclocking support */
1144 bool render_reclock_avail;
1145 bool lvds_downclock_avail;
Zhao Yakui18f9ed12009-11-20 03:24:16 +00001146 /* indicates the reduced downclock for LVDS*/
1147 int lvds_downclock;
Jesse Barnes652c3932009-08-17 13:31:43 -07001148 u16 orig_clock;
Jesse Barnesf97108d2010-01-29 11:27:07 -08001149
Zhenyu Wangc48044112009-12-17 14:48:43 +08001150 bool mchbar_need_disable;
Jesse Barnesf97108d2010-01-29 11:27:07 -08001151
Daniel Vettera4da4fa2012-11-02 19:55:07 +01001152 struct intel_l3_parity l3_parity;
Daniel Vetterc6a828d2012-08-08 23:35:35 +02001153
Daniel Vetterc6a828d2012-08-08 23:35:35 +02001154 /* gen6+ rps state */
Daniel Vetterc85aa882012-11-02 19:55:03 +01001155 struct intel_gen6_power_mgmt rps;
Daniel Vetterc6a828d2012-08-08 23:35:35 +02001156
Daniel Vetter20e4d402012-08-08 23:35:39 +02001157 /* ilk-only ips/rps state. Everything in here is protected by the global
1158 * mchdev_lock in intel_pm.c */
Daniel Vetterc85aa882012-11-02 19:55:03 +01001159 struct intel_ilk_power_mgmt ips;
Jesse Barnesb5e50c32010-02-05 12:42:41 -08001160
Wang Xingchaoa38911a2013-05-30 22:07:11 +08001161 /* Haswell power well */
1162 struct i915_power_well power_well;
1163
Daniel Vetter99584db2012-11-14 17:14:04 +01001164 struct i915_gpu_error gpu_error;
Chris Wilsonae681d92010-10-01 14:57:56 +01001165
Jesse Barnesc9cddff2013-05-08 10:45:13 -07001166 struct drm_i915_gem_object *vlv_pctx;
1167
Dave Airlie8be48d92010-03-30 05:34:14 +00001168 /* list of fbdev register on this device */
1169 struct intel_fbdev *fbdev;
Chris Wilsone953fd72011-02-21 22:23:52 +00001170
Jesse Barnes073f34d2012-11-02 11:13:59 -07001171 /*
1172 * The console may be contended at resume, but we don't
1173 * want it to block on it.
1174 */
1175 struct work_struct console_resume_work;
1176
Chris Wilsone953fd72011-02-21 22:23:52 +00001177 struct drm_property *broadcast_rgb_property;
Chris Wilson3f43c482011-05-12 22:17:24 +01001178 struct drm_property *force_audio_property;
Ben Widawskye3689192012-05-25 16:56:22 -07001179
Ben Widawsky254f9652012-06-04 14:42:42 -07001180 bool hw_contexts_disabled;
1181 uint32_t hw_context_size;
Daniel Vetterf4c956a2012-11-02 19:55:02 +01001182
Damien Lespiau3e683202012-12-11 18:48:29 +00001183 u32 fdi_rx_config;
Paulo Zanoni68d18ad2012-12-01 12:04:26 -02001184
Daniel Vetterf4c956a2012-11-02 19:55:02 +01001185 struct i915_suspend_saved_registers regfile;
Daniel Vetter231f42a2012-11-02 19:55:05 +01001186
1187 /* Old dri1 support infrastructure, beware the dragons ya fools entering
1188 * here! */
1189 struct i915_dri1_state dri1;
Daniel Vetterdb1b76c2013-07-09 16:51:37 +02001190 /* Old ums support infrastructure, same warning applies. */
1191 struct i915_ums_state ums;
Linus Torvalds1da177e2005-04-16 15:20:36 -07001192} drm_i915_private_t;
1193
Chris Wilsonb4519512012-05-11 14:29:30 +01001194/* Iterate over initialised rings */
1195#define for_each_ring(ring__, dev_priv__, i__) \
1196 for ((i__) = 0; (i__) < I915_NUM_RINGS; (i__)++) \
1197 if (((ring__) = &(dev_priv__)->ring[(i__)]), intel_ring_initialized((ring__)))
1198
Wu Fengguangb1d7e4b2012-02-14 11:45:36 +08001199enum hdmi_force_audio {
1200 HDMI_AUDIO_OFF_DVI = -2, /* no aux data for HDMI-DVI converter */
1201 HDMI_AUDIO_OFF, /* force turn off HDMI audio */
1202 HDMI_AUDIO_AUTO, /* trust EDID */
1203 HDMI_AUDIO_ON, /* force turn on HDMI audio */
1204};
1205
Daniel Vetter190d6cd2013-07-04 13:06:28 +02001206#define I915_GTT_OFFSET_NONE ((u32)-1)
Chris Wilsoned2f3452012-11-15 11:32:19 +00001207
Chris Wilson37e680a2012-06-07 15:38:42 +01001208struct drm_i915_gem_object_ops {
1209 /* Interface between the GEM object and its backing storage.
1210 * get_pages() is called once prior to the use of the associated set
1211 * of pages before to binding them into the GTT, and put_pages() is
1212 * called after we no longer need them. As we expect there to be
1213 * associated cost with migrating pages between the backing storage
1214 * and making them available for the GPU (e.g. clflush), we may hold
1215 * onto the pages after they are no longer referenced by the GPU
1216 * in case they may be used again shortly (for example migrating the
1217 * pages to a different memory domain within the GTT). put_pages()
1218 * will therefore most likely be called when the object itself is
1219 * being released or under memory pressure (where we attempt to
1220 * reap pages for the shrinker).
1221 */
1222 int (*get_pages)(struct drm_i915_gem_object *);
1223 void (*put_pages)(struct drm_i915_gem_object *);
1224};
1225
Eric Anholt673a3942008-07-30 12:06:12 -07001226struct drm_i915_gem_object {
Daniel Vetterc397b902010-04-09 19:05:07 +00001227 struct drm_gem_object base;
Eric Anholt673a3942008-07-30 12:06:12 -07001228
Chris Wilson37e680a2012-06-07 15:38:42 +01001229 const struct drm_i915_gem_object_ops *ops;
1230
Eric Anholt673a3942008-07-30 12:06:12 -07001231 /** Current space allocated to this object in the GTT, if any. */
Ben Widawskyc6cfb322013-07-05 14:41:06 -07001232 struct drm_mm_node gtt_space;
Chris Wilsonc1ad11f2012-11-15 11:32:21 +00001233 /** Stolen memory for this object, instead of being backed by shmem. */
1234 struct drm_mm_node *stolen;
Ben Widawsky35c20a62013-05-31 11:28:48 -07001235 struct list_head global_list;
Eric Anholt673a3942008-07-30 12:06:12 -07001236
Chris Wilson65ce3022012-07-20 12:41:02 +01001237 /** This object's place on the active/inactive lists */
Chris Wilson69dc4982010-10-19 10:36:51 +01001238 struct list_head ring_list;
1239 struct list_head mm_list;
Chris Wilson432e58e2010-11-25 19:32:06 +00001240 /** This object's place in the batchbuffer or on the eviction list */
1241 struct list_head exec_list;
Eric Anholt673a3942008-07-30 12:06:12 -07001242
1243 /**
Chris Wilson65ce3022012-07-20 12:41:02 +01001244 * This is set if the object is on the active lists (has pending
1245 * rendering and so a non-zero seqno), and is not set if it i s on
1246 * inactive (ready to be unbound) list.
Eric Anholt673a3942008-07-30 12:06:12 -07001247 */
Akshay Joshi0206e352011-08-16 15:34:10 -04001248 unsigned int active:1;
Eric Anholt673a3942008-07-30 12:06:12 -07001249
1250 /**
1251 * This is set if the object has been written to since last bound
1252 * to the GTT
1253 */
Akshay Joshi0206e352011-08-16 15:34:10 -04001254 unsigned int dirty:1;
Daniel Vetter778c3542010-05-13 11:49:44 +02001255
1256 /**
1257 * Fence register bits (if any) for this object. Will be set
1258 * as needed when mapped into the GTT.
1259 * Protected by dev->struct_mutex.
Daniel Vetter778c3542010-05-13 11:49:44 +02001260 */
Daniel Vetter4b9de732011-10-09 21:52:02 +02001261 signed int fence_reg:I915_MAX_NUM_FENCE_BITS;
Daniel Vetter778c3542010-05-13 11:49:44 +02001262
1263 /**
Daniel Vetter778c3542010-05-13 11:49:44 +02001264 * Advice: are the backing pages purgeable?
1265 */
Akshay Joshi0206e352011-08-16 15:34:10 -04001266 unsigned int madv:2;
Daniel Vetter778c3542010-05-13 11:49:44 +02001267
1268 /**
Daniel Vetter778c3542010-05-13 11:49:44 +02001269 * Current tiling mode for the object.
1270 */
Akshay Joshi0206e352011-08-16 15:34:10 -04001271 unsigned int tiling_mode:2;
Chris Wilson5d82e3e2012-04-21 16:23:23 +01001272 /**
1273 * Whether the tiling parameters for the currently associated fence
1274 * register have changed. Note that for the purposes of tracking
1275 * tiling changes we also treat the unfenced register, the register
1276 * slot that the object occupies whilst it executes a fenced
1277 * command (such as BLT on gen2/3), as a "fence".
1278 */
1279 unsigned int fence_dirty:1;
Daniel Vetter778c3542010-05-13 11:49:44 +02001280
1281 /** How many users have pinned this object in GTT space. The following
1282 * users can each hold at most one reference: pwrite/pread, pin_ioctl
1283 * (via user_pin_count), execbuffer (objects are not allowed multiple
1284 * times for the same batchbuffer), and the framebuffer code. When
1285 * switching/pageflipping, the framebuffer code has at most two buffers
1286 * pinned per crtc.
1287 *
1288 * In the worst case this is 1 + 1 + 1 + 2*2 = 7. That would fit into 3
1289 * bits with absolutely no headroom. So use 4 bits. */
Akshay Joshi0206e352011-08-16 15:34:10 -04001290 unsigned int pin_count:4;
Daniel Vetter778c3542010-05-13 11:49:44 +02001291#define DRM_I915_GEM_OBJECT_MAX_PIN_COUNT 0xf
Eric Anholt673a3942008-07-30 12:06:12 -07001292
Daniel Vetterfb7d5162010-10-01 22:05:20 +02001293 /**
Daniel Vetter75e9e912010-11-04 17:11:09 +01001294 * Is the object at the current location in the gtt mappable and
1295 * fenceable? Used to avoid costly recalculations.
1296 */
Akshay Joshi0206e352011-08-16 15:34:10 -04001297 unsigned int map_and_fenceable:1;
Daniel Vetter75e9e912010-11-04 17:11:09 +01001298
1299 /**
Daniel Vetterfb7d5162010-10-01 22:05:20 +02001300 * Whether the current gtt mapping needs to be mappable (and isn't just
1301 * mappable by accident). Track pin and fault separate for a more
1302 * accurate mappable working set.
1303 */
Akshay Joshi0206e352011-08-16 15:34:10 -04001304 unsigned int fault_mappable:1;
1305 unsigned int pin_mappable:1;
Daniel Vetterfb7d5162010-10-01 22:05:20 +02001306
Chris Wilsoncaea7472010-11-12 13:53:37 +00001307 /*
1308 * Is the GPU currently using a fence to access this buffer,
1309 */
1310 unsigned int pending_fenced_gpu_access:1;
1311 unsigned int fenced_gpu_access:1;
1312
Chris Wilson93dfb402011-03-29 16:59:50 -07001313 unsigned int cache_level:2;
1314
Daniel Vetter7bddb012012-02-09 17:15:47 +01001315 unsigned int has_aliasing_ppgtt_mapping:1;
Daniel Vetter74898d72012-02-15 23:50:22 +01001316 unsigned int has_global_gtt_mapping:1;
Chris Wilson9da3da62012-06-01 15:20:22 +01001317 unsigned int has_dma_mapping:1;
Daniel Vetter7bddb012012-02-09 17:15:47 +01001318
Chris Wilson9da3da62012-06-01 15:20:22 +01001319 struct sg_table *pages;
Chris Wilsona5570172012-09-04 21:02:54 +01001320 int pages_pin_count;
Eric Anholt673a3942008-07-30 12:06:12 -07001321
Daniel Vetter1286ff72012-05-10 15:25:09 +02001322 /* prime dma-buf support */
Dave Airlie9a70cc22012-05-22 13:09:21 +01001323 void *dma_buf_vmapping;
1324 int vmapping_count;
1325
Daniel Vetter185cbcb2010-11-06 12:12:35 +01001326 /**
Chris Wilson67731b82010-12-08 10:38:14 +00001327 * Used for performing relocations during execbuffer insertion.
1328 */
1329 struct hlist_node exec_node;
1330 unsigned long exec_handle;
Chris Wilson6fe4f142011-01-10 17:35:37 +00001331 struct drm_i915_gem_exec_object2 *exec_entry;
Chris Wilson67731b82010-12-08 10:38:14 +00001332
Chris Wilsoncaea7472010-11-12 13:53:37 +00001333 struct intel_ring_buffer *ring;
1334
Chris Wilson1c293ea2012-04-17 15:31:27 +01001335 /** Breadcrumb of last rendering to the buffer. */
Chris Wilson0201f1e2012-07-20 12:41:01 +01001336 uint32_t last_read_seqno;
1337 uint32_t last_write_seqno;
Chris Wilsoncaea7472010-11-12 13:53:37 +00001338 /** Breadcrumb of last fenced GPU access to the buffer. */
1339 uint32_t last_fenced_seqno;
Eric Anholt673a3942008-07-30 12:06:12 -07001340
Daniel Vetter778c3542010-05-13 11:49:44 +02001341 /** Current tiling stride for the object, if it's tiled. */
Jesse Barnesde151cf2008-11-12 10:03:55 -08001342 uint32_t stride;
Eric Anholt673a3942008-07-30 12:06:12 -07001343
Eric Anholt280b7132009-03-12 16:56:27 -07001344 /** Record of address bit 17 of each page at last unbind. */
Chris Wilsond312ec22010-06-06 15:40:22 +01001345 unsigned long *bit_17;
Eric Anholt280b7132009-03-12 16:56:27 -07001346
Jesse Barnes79e53942008-11-07 14:24:08 -08001347 /** User space pin count and filp owning the pin */
1348 uint32_t user_pin_count;
1349 struct drm_file *pin_filp;
Dave Airlie71acb5e2008-12-30 20:31:46 +10001350
1351 /** for phy allocated objects */
1352 struct drm_i915_gem_phys_object *phys_obj;
Eric Anholt673a3942008-07-30 12:06:12 -07001353};
Daniel Vetterb45305f2012-12-17 16:21:27 +01001354#define to_gem_object(obj) (&((struct drm_i915_gem_object *)(obj))->base)
Eric Anholt673a3942008-07-30 12:06:12 -07001355
Daniel Vetter62b8b212010-04-09 19:05:08 +00001356#define to_intel_bo(x) container_of(x, struct drm_i915_gem_object, base)
Daniel Vetter23010e42010-03-08 13:35:02 +01001357
Ben Widawskyf343c5f2013-07-05 14:41:04 -07001358/* Offset of the first PTE pointing to this object */
1359static inline unsigned long
1360i915_gem_obj_ggtt_offset(struct drm_i915_gem_object *o)
1361{
Ben Widawskyc6cfb322013-07-05 14:41:06 -07001362 return o->gtt_space.start;
Ben Widawskyf343c5f2013-07-05 14:41:04 -07001363}
1364
1365/* Whether or not this object is currently mapped by the translation tables */
1366static inline bool
1367i915_gem_obj_ggtt_bound(struct drm_i915_gem_object *o)
1368{
Ben Widawskyc6cfb322013-07-05 14:41:06 -07001369 return drm_mm_node_allocated(&o->gtt_space);
Ben Widawskyf343c5f2013-07-05 14:41:04 -07001370}
1371
1372/* The size used in the translation tables may be larger than the actual size of
1373 * the object on GEN2/GEN3 because of the way tiling is handled. See
1374 * i915_gem_get_gtt_size() for more details.
1375 */
1376static inline unsigned long
1377i915_gem_obj_ggtt_size(struct drm_i915_gem_object *o)
1378{
Ben Widawskyc6cfb322013-07-05 14:41:06 -07001379 return o->gtt_space.size;
Ben Widawskyf343c5f2013-07-05 14:41:04 -07001380}
1381
1382static inline void
1383i915_gem_obj_ggtt_set_color(struct drm_i915_gem_object *o,
1384 enum i915_cache_level color)
1385{
Ben Widawskyc6cfb322013-07-05 14:41:06 -07001386 o->gtt_space.color = color;
Ben Widawskyf343c5f2013-07-05 14:41:04 -07001387}
1388
Eric Anholt673a3942008-07-30 12:06:12 -07001389/**
1390 * Request queue structure.
1391 *
1392 * The request queue allows us to note sequence numbers that have been emitted
1393 * and may be associated with active buffers to be retired.
1394 *
1395 * By keeping this list, we can avoid having to do questionable
1396 * sequence-number comparisons on buffer last_rendering_seqnos, and associate
1397 * an emission time with seqnos for tracking how far ahead of the GPU we are.
1398 */
1399struct drm_i915_gem_request {
Zou Nan hai852835f2010-05-21 09:08:56 +08001400 /** On Which ring this request was generated */
1401 struct intel_ring_buffer *ring;
1402
Eric Anholt673a3942008-07-30 12:06:12 -07001403 /** GEM sequence number associated with this request. */
1404 uint32_t seqno;
1405
Mika Kuoppala7d736f42013-06-12 15:01:39 +03001406 /** Position in the ringbuffer of the start of the request */
1407 u32 head;
1408
1409 /** Position in the ringbuffer of the end of the request */
Chris Wilsona71d8d92012-02-15 11:25:36 +00001410 u32 tail;
1411
Mika Kuoppala0e50e962013-05-02 16:48:08 +03001412 /** Context related to this request */
1413 struct i915_hw_context *ctx;
1414
Mika Kuoppala7d736f42013-06-12 15:01:39 +03001415 /** Batch buffer related to this request if any */
1416 struct drm_i915_gem_object *batch_obj;
1417
Eric Anholt673a3942008-07-30 12:06:12 -07001418 /** Time at which this request was emitted, in jiffies. */
1419 unsigned long emitted_jiffies;
1420
Eric Anholtb9624422009-06-03 07:27:35 +00001421 /** global list entry for this request */
Eric Anholt673a3942008-07-30 12:06:12 -07001422 struct list_head list;
Eric Anholtb9624422009-06-03 07:27:35 +00001423
Chris Wilsonf787a5f2010-09-24 16:02:42 +01001424 struct drm_i915_file_private *file_priv;
Eric Anholtb9624422009-06-03 07:27:35 +00001425 /** file_priv list entry for this request */
1426 struct list_head client_list;
Eric Anholt673a3942008-07-30 12:06:12 -07001427};
1428
1429struct drm_i915_file_private {
1430 struct {
Luis R. Rodriguez99057c82012-11-29 12:45:06 -08001431 spinlock_t lock;
Eric Anholtb9624422009-06-03 07:27:35 +00001432 struct list_head request_list;
Eric Anholt673a3942008-07-30 12:06:12 -07001433 } mm;
Ben Widawsky40521052012-06-04 14:42:43 -07001434 struct idr context_idr;
Mika Kuoppalae59ec132013-06-12 12:35:28 +03001435
1436 struct i915_ctx_hang_stats hang_stats;
Eric Anholt673a3942008-07-30 12:06:12 -07001437};
1438
Zou Nan haicae58522010-11-09 17:17:32 +08001439#define INTEL_INFO(dev) (((struct drm_i915_private *) (dev)->dev_private)->info)
1440
1441#define IS_I830(dev) ((dev)->pci_device == 0x3577)
1442#define IS_845G(dev) ((dev)->pci_device == 0x2562)
1443#define IS_I85X(dev) (INTEL_INFO(dev)->is_i85x)
1444#define IS_I865G(dev) ((dev)->pci_device == 0x2572)
1445#define IS_I915G(dev) (INTEL_INFO(dev)->is_i915g)
1446#define IS_I915GM(dev) ((dev)->pci_device == 0x2592)
1447#define IS_I945G(dev) ((dev)->pci_device == 0x2772)
1448#define IS_I945GM(dev) (INTEL_INFO(dev)->is_i945gm)
1449#define IS_BROADWATER(dev) (INTEL_INFO(dev)->is_broadwater)
1450#define IS_CRESTLINE(dev) (INTEL_INFO(dev)->is_crestline)
1451#define IS_GM45(dev) ((dev)->pci_device == 0x2A42)
1452#define IS_G4X(dev) (INTEL_INFO(dev)->is_g4x)
1453#define IS_PINEVIEW_G(dev) ((dev)->pci_device == 0xa001)
1454#define IS_PINEVIEW_M(dev) ((dev)->pci_device == 0xa011)
1455#define IS_PINEVIEW(dev) (INTEL_INFO(dev)->is_pineview)
1456#define IS_G33(dev) (INTEL_INFO(dev)->is_g33)
1457#define IS_IRONLAKE_D(dev) ((dev)->pci_device == 0x0042)
1458#define IS_IRONLAKE_M(dev) ((dev)->pci_device == 0x0046)
Jesse Barnes4b651772011-04-28 14:33:09 -07001459#define IS_IVYBRIDGE(dev) (INTEL_INFO(dev)->is_ivybridge)
Jesse Barnes8ab43972012-10-25 12:15:42 -07001460#define IS_IVB_GT1(dev) ((dev)->pci_device == 0x0156 || \
1461 (dev)->pci_device == 0x0152 || \
1462 (dev)->pci_device == 0x015a)
Daniel Vetter6547fbd2012-12-14 23:38:29 +01001463#define IS_SNB_GT1(dev) ((dev)->pci_device == 0x0102 || \
1464 (dev)->pci_device == 0x0106 || \
1465 (dev)->pci_device == 0x010A)
Jesse Barnes70a3eb72012-03-28 13:39:21 -07001466#define IS_VALLEYVIEW(dev) (INTEL_INFO(dev)->is_valleyview)
Eugeni Dodonov4cae9ae2012-03-29 12:32:18 -03001467#define IS_HASWELL(dev) (INTEL_INFO(dev)->is_haswell)
Zou Nan haicae58522010-11-09 17:17:32 +08001468#define IS_MOBILE(dev) (INTEL_INFO(dev)->is_mobile)
Paulo Zanonid567b072012-11-20 13:27:43 -02001469#define IS_ULT(dev) (IS_HASWELL(dev) && \
1470 ((dev)->pci_device & 0xFF00) == 0x0A00)
Zou Nan haicae58522010-11-09 17:17:32 +08001471
Jesse Barnes85436692011-04-06 12:11:14 -07001472/*
1473 * The genX designation typically refers to the render engine, so render
1474 * capability related checks should use IS_GEN, while display and other checks
1475 * have their own (e.g. HAS_PCH_SPLIT for ILK+ display, IS_foo for particular
1476 * chips, etc.).
1477 */
Zou Nan haicae58522010-11-09 17:17:32 +08001478#define IS_GEN2(dev) (INTEL_INFO(dev)->gen == 2)
1479#define IS_GEN3(dev) (INTEL_INFO(dev)->gen == 3)
1480#define IS_GEN4(dev) (INTEL_INFO(dev)->gen == 4)
1481#define IS_GEN5(dev) (INTEL_INFO(dev)->gen == 5)
1482#define IS_GEN6(dev) (INTEL_INFO(dev)->gen == 6)
Jesse Barnes85436692011-04-06 12:11:14 -07001483#define IS_GEN7(dev) (INTEL_INFO(dev)->gen == 7)
Zou Nan haicae58522010-11-09 17:17:32 +08001484
1485#define HAS_BSD(dev) (INTEL_INFO(dev)->has_bsd_ring)
1486#define HAS_BLT(dev) (INTEL_INFO(dev)->has_blt_ring)
Xiang, Haihaof72a1182013-05-28 19:22:22 -07001487#define HAS_VEBOX(dev) (INTEL_INFO(dev)->has_vebox_ring)
Eugeni Dodonov3d29b842012-01-17 14:43:53 -02001488#define HAS_LLC(dev) (INTEL_INFO(dev)->has_llc)
Zou Nan haicae58522010-11-09 17:17:32 +08001489#define I915_NEED_GFX_HWS(dev) (INTEL_INFO(dev)->need_gfx_hws)
1490
Ben Widawsky254f9652012-06-04 14:42:42 -07001491#define HAS_HW_CONTEXTS(dev) (INTEL_INFO(dev)->gen >= 6)
Jesse Barnes93553602012-06-15 11:55:23 -07001492#define HAS_ALIASING_PPGTT(dev) (INTEL_INFO(dev)->gen >=6 && !IS_VALLEYVIEW(dev))
Daniel Vetter1d2a3142012-02-09 17:15:46 +01001493
Chris Wilson05394f32010-11-08 19:18:58 +00001494#define HAS_OVERLAY(dev) (INTEL_INFO(dev)->has_overlay)
Zou Nan haicae58522010-11-09 17:17:32 +08001495#define OVERLAY_NEEDS_PHYSICAL(dev) (INTEL_INFO(dev)->overlay_needs_physical)
1496
Daniel Vetterb45305f2012-12-17 16:21:27 +01001497/* Early gen2 have a totally busted CS tlb and require pinned batches. */
1498#define HAS_BROKEN_CS_TLB(dev) (IS_I830(dev) || IS_845G(dev))
1499
Zou Nan haicae58522010-11-09 17:17:32 +08001500/* With the 945 and later, Y tiling got adjusted so that it was 32 128-byte
1501 * rows, which changed the alignment requirements and fence programming.
1502 */
1503#define HAS_128_BYTE_Y_TILING(dev) (!IS_GEN2(dev) && !(IS_I915G(dev) || \
1504 IS_I915GM(dev)))
1505#define SUPPORTS_DIGITAL_OUTPUTS(dev) (!IS_GEN2(dev) && !IS_PINEVIEW(dev))
1506#define SUPPORTS_INTEGRATED_HDMI(dev) (IS_G4X(dev) || IS_GEN5(dev))
1507#define SUPPORTS_INTEGRATED_DP(dev) (IS_G4X(dev) || IS_GEN5(dev))
1508#define SUPPORTS_EDP(dev) (IS_IRONLAKE_M(dev))
1509#define SUPPORTS_TV(dev) (INTEL_INFO(dev)->supports_tv)
1510#define I915_HAS_HOTPLUG(dev) (INTEL_INFO(dev)->has_hotplug)
1511/* dsparb controlled by hw only */
1512#define DSPARB_HWCONTROL(dev) (IS_G4X(dev) || IS_IRONLAKE(dev))
1513
1514#define HAS_FW_BLC(dev) (INTEL_INFO(dev)->gen > 2)
1515#define HAS_PIPE_CXSR(dev) (INTEL_INFO(dev)->has_pipe_cxsr)
1516#define I915_HAS_FBC(dev) (INTEL_INFO(dev)->has_fbc)
Zou Nan haicae58522010-11-09 17:17:32 +08001517
Damien Lespiauf5adf942013-06-24 18:29:34 +01001518#define HAS_IPS(dev) (IS_ULT(dev))
1519
Jesse Barneseceae482011-04-06 12:15:08 -07001520#define HAS_PIPE_CONTROL(dev) (INTEL_INFO(dev)->gen >= 5)
Zou Nan haicae58522010-11-09 17:17:32 +08001521
Damien Lespiaudd93be52013-04-22 18:40:39 +01001522#define HAS_DDI(dev) (INTEL_INFO(dev)->has_ddi)
Paulo Zanoni86d52df2013-03-06 20:03:18 -03001523#define HAS_POWER_WELL(dev) (IS_HASWELL(dev))
Damien Lespiau30568c42013-04-22 18:40:41 +01001524#define HAS_FPGA_DBG_UNCLAIMED(dev) (INTEL_INFO(dev)->has_fpga_dbg)
Paulo Zanoniaffa9352012-11-23 15:30:39 -02001525
Paulo Zanoni17a303e2012-11-20 15:12:07 -02001526#define INTEL_PCH_DEVICE_ID_MASK 0xff00
1527#define INTEL_PCH_IBX_DEVICE_ID_TYPE 0x3b00
1528#define INTEL_PCH_CPT_DEVICE_ID_TYPE 0x1c00
1529#define INTEL_PCH_PPT_DEVICE_ID_TYPE 0x1e00
1530#define INTEL_PCH_LPT_DEVICE_ID_TYPE 0x8c00
1531#define INTEL_PCH_LPT_LP_DEVICE_ID_TYPE 0x9c00
1532
Zou Nan haicae58522010-11-09 17:17:32 +08001533#define INTEL_PCH_TYPE(dev) (((struct drm_i915_private *)(dev)->dev_private)->pch_type)
Eugeni Dodonoveb877eb2012-03-29 12:32:20 -03001534#define HAS_PCH_LPT(dev) (INTEL_PCH_TYPE(dev) == PCH_LPT)
Zou Nan haicae58522010-11-09 17:17:32 +08001535#define HAS_PCH_CPT(dev) (INTEL_PCH_TYPE(dev) == PCH_CPT)
1536#define HAS_PCH_IBX(dev) (INTEL_PCH_TYPE(dev) == PCH_IBX)
Ben Widawsky40c7ead2013-04-05 13:12:40 -07001537#define HAS_PCH_NOP(dev) (INTEL_PCH_TYPE(dev) == PCH_NOP)
Paulo Zanoni45e6e3a2012-07-03 15:57:32 -03001538#define HAS_PCH_SPLIT(dev) (INTEL_PCH_TYPE(dev) != PCH_NONE)
Zou Nan haicae58522010-11-09 17:17:32 +08001539
Daniel Vetterb7884eb2012-06-04 11:18:15 +02001540#define HAS_FORCE_WAKE(dev) (INTEL_INFO(dev)->has_force_wake)
1541
Ben Widawskyf27b9262012-07-24 20:47:32 -07001542#define HAS_L3_GPU_CACHE(dev) (IS_IVYBRIDGE(dev) || IS_HASWELL(dev))
Ben Widawskye1ef7cc2012-07-24 20:47:31 -07001543
Ben Widawskyc8735b02012-09-07 19:43:39 -07001544#define GT_FREQUENCY_MULTIPLIER 50
1545
Chris Wilson05394f32010-11-08 19:18:58 +00001546#include "i915_trace.h"
1547
Eugeni Dodonov83b7f9a2012-03-23 11:57:18 -03001548/**
1549 * RC6 is a special power stage which allows the GPU to enter an very
1550 * low-voltage mode when idle, using down to 0V while at this stage. This
1551 * stage is entered automatically when the GPU is idle when RC6 support is
1552 * enabled, and as soon as new workload arises GPU wakes up automatically as well.
1553 *
1554 * There are different RC6 modes available in Intel GPU, which differentiate
1555 * among each other with the latency required to enter and leave RC6 and
1556 * voltage consumed by the GPU in different states.
1557 *
1558 * The combination of the following flags define which states GPU is allowed
1559 * to enter, while RC6 is the normal RC6 state, RC6p is the deep RC6, and
1560 * RC6pp is deepest RC6. Their support by hardware varies according to the
1561 * GPU, BIOS, chipset and platform. RC6 is usually the safest one and the one
1562 * which brings the most power savings; deeper states save more power, but
1563 * require higher latency to switch to and wake up.
1564 */
1565#define INTEL_RC6_ENABLE (1<<0)
1566#define INTEL_RC6p_ENABLE (1<<1)
1567#define INTEL_RC6pp_ENABLE (1<<2)
1568
Eric Anholtc153f452007-09-03 12:06:45 +10001569extern struct drm_ioctl_desc i915_ioctls[];
Dave Airlieb3a83632005-09-30 18:37:36 +10001570extern int i915_max_ioctl;
Ben Widawskya35d9d32011-07-13 14:38:17 -07001571extern unsigned int i915_fbpercrtc __always_unused;
1572extern int i915_panel_ignore_lid __read_mostly;
1573extern unsigned int i915_powersave __read_mostly;
Eugeni Dodonovf45b5552011-12-09 17:16:37 -08001574extern int i915_semaphores __read_mostly;
Ben Widawskya35d9d32011-07-13 14:38:17 -07001575extern unsigned int i915_lvds_downclock __read_mostly;
Takashi Iwai121d5272012-03-20 13:07:06 +01001576extern int i915_lvds_channel_mode __read_mostly;
Keith Packard4415e632011-11-09 09:57:50 -08001577extern int i915_panel_use_ssc __read_mostly;
Ben Widawskya35d9d32011-07-13 14:38:17 -07001578extern int i915_vbt_sdvo_panel_type __read_mostly;
Keith Packardc0f372b32011-11-16 22:24:52 -08001579extern int i915_enable_rc6 __read_mostly;
Keith Packard4415e632011-11-09 09:57:50 -08001580extern int i915_enable_fbc __read_mostly;
Ben Widawskya35d9d32011-07-13 14:38:17 -07001581extern bool i915_enable_hangcheck __read_mostly;
Daniel Vetter650dc072012-04-02 10:08:35 +02001582extern int i915_enable_ppgtt __read_mostly;
Rodrigo Vivi0a3af262012-10-15 17:16:23 -03001583extern unsigned int i915_preliminary_hw_support __read_mostly;
Paulo Zanoni2124b722013-03-22 14:07:23 -03001584extern int i915_disable_power_well __read_mostly;
Paulo Zanoni3c4ca582013-05-31 16:33:23 -03001585extern int i915_enable_ips __read_mostly;
Jesse Barnes2385bdf2013-06-26 01:38:15 +03001586extern bool i915_fastboot __read_mostly;
Dave Airlieb3a83632005-09-30 18:37:36 +10001587
Dave Airlie6a9ee8a2010-02-01 15:38:10 +10001588extern int i915_suspend(struct drm_device *dev, pm_message_t state);
1589extern int i915_resume(struct drm_device *dev);
Dave Airlie7c1c2872008-11-28 14:22:24 +10001590extern int i915_master_create(struct drm_device *dev, struct drm_master *master);
1591extern void i915_master_destroy(struct drm_device *dev, struct drm_master *master);
1592
Linus Torvalds1da177e2005-04-16 15:20:36 -07001593 /* i915_dma.c */
Daniel Vetterd05c6172012-04-26 23:28:09 +02001594void i915_update_dri1_breadcrumb(struct drm_device *dev);
Dave Airlie84b1fd12007-07-11 15:53:27 +10001595extern void i915_kernel_lost_context(struct drm_device * dev);
Dave Airlie22eae942005-11-10 22:16:34 +11001596extern int i915_driver_load(struct drm_device *, unsigned long flags);
Jesse Barnesba8bbcf2007-11-22 14:14:14 +10001597extern int i915_driver_unload(struct drm_device *);
Eric Anholt673a3942008-07-30 12:06:12 -07001598extern int i915_driver_open(struct drm_device *dev, struct drm_file *file_priv);
Dave Airlie84b1fd12007-07-11 15:53:27 +10001599extern void i915_driver_lastclose(struct drm_device * dev);
Eric Anholt6c340ea2007-08-25 20:23:09 +10001600extern void i915_driver_preclose(struct drm_device *dev,
1601 struct drm_file *file_priv);
Eric Anholt673a3942008-07-30 12:06:12 -07001602extern void i915_driver_postclose(struct drm_device *dev,
1603 struct drm_file *file_priv);
Dave Airlie84b1fd12007-07-11 15:53:27 +10001604extern int i915_driver_device_is_agp(struct drm_device * dev);
Ben Widawskyc43b5632012-04-16 14:07:40 -07001605#ifdef CONFIG_COMPAT
Dave Airlie0d6aa602006-01-02 20:14:23 +11001606extern long i915_compat_ioctl(struct file *filp, unsigned int cmd,
1607 unsigned long arg);
Ben Widawskyc43b5632012-04-16 14:07:40 -07001608#endif
Eric Anholt673a3942008-07-30 12:06:12 -07001609extern int i915_emit_box(struct drm_device *dev,
Chris Wilsonc4e7a412010-11-30 14:10:25 +00001610 struct drm_clip_rect *box,
1611 int DR1, int DR4);
Ben Widawsky8e96d9c2012-06-04 14:42:56 -07001612extern int intel_gpu_reset(struct drm_device *dev);
Daniel Vetterd4b8bb22012-04-27 15:17:44 +02001613extern int i915_reset(struct drm_device *dev);
Jesse Barnes7648fa92010-05-20 14:28:11 -07001614extern unsigned long i915_chipset_val(struct drm_i915_private *dev_priv);
1615extern unsigned long i915_mch_val(struct drm_i915_private *dev_priv);
1616extern unsigned long i915_gfx_val(struct drm_i915_private *dev_priv);
1617extern void i915_update_gfx_val(struct drm_i915_private *dev_priv);
1618
Jesse Barnes073f34d2012-11-02 11:13:59 -07001619extern void intel_console_resume(struct work_struct *work);
Dave Airlieaf6061a2008-05-07 12:15:39 +10001620
Linus Torvalds1da177e2005-04-16 15:20:36 -07001621/* i915_irq.c */
Ben Gamarif65d9422009-09-14 17:48:44 -04001622void i915_hangcheck_elapsed(unsigned long data);
Chris Wilson527f9e92010-11-11 01:16:58 +00001623void i915_handle_error(struct drm_device *dev, bool wedged);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001624
Jesse Barnesf71d4af2011-06-28 13:00:41 -07001625extern void intel_irq_init(struct drm_device *dev);
Daniel Vetter20afbda2012-12-11 14:05:07 +01001626extern void intel_hpd_init(struct drm_device *dev);
Chris Wilson990bbda2012-07-02 11:51:02 -03001627extern void intel_gt_init(struct drm_device *dev);
Chris Wilson16995a92012-10-18 11:46:10 +01001628extern void intel_gt_reset(struct drm_device *dev);
Jesse Barnesb1f14ad2011-04-06 12:13:38 -07001629
Keith Packard7c463582008-11-04 02:03:27 -08001630void
1631i915_enable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask);
1632
1633void
1634i915_disable_pipestat(drm_i915_private_t *dev_priv, int pipe, u32 mask);
1635
Eric Anholt673a3942008-07-30 12:06:12 -07001636/* i915_gem.c */
1637int i915_gem_init_ioctl(struct drm_device *dev, void *data,
1638 struct drm_file *file_priv);
1639int i915_gem_create_ioctl(struct drm_device *dev, void *data,
1640 struct drm_file *file_priv);
1641int i915_gem_pread_ioctl(struct drm_device *dev, void *data,
1642 struct drm_file *file_priv);
1643int i915_gem_pwrite_ioctl(struct drm_device *dev, void *data,
1644 struct drm_file *file_priv);
1645int i915_gem_mmap_ioctl(struct drm_device *dev, void *data,
1646 struct drm_file *file_priv);
Jesse Barnesde151cf2008-11-12 10:03:55 -08001647int i915_gem_mmap_gtt_ioctl(struct drm_device *dev, void *data,
1648 struct drm_file *file_priv);
Eric Anholt673a3942008-07-30 12:06:12 -07001649int i915_gem_set_domain_ioctl(struct drm_device *dev, void *data,
1650 struct drm_file *file_priv);
1651int i915_gem_sw_finish_ioctl(struct drm_device *dev, void *data,
1652 struct drm_file *file_priv);
1653int i915_gem_execbuffer(struct drm_device *dev, void *data,
1654 struct drm_file *file_priv);
Jesse Barnes76446ca2009-12-17 22:05:42 -05001655int i915_gem_execbuffer2(struct drm_device *dev, void *data,
1656 struct drm_file *file_priv);
Eric Anholt673a3942008-07-30 12:06:12 -07001657int i915_gem_pin_ioctl(struct drm_device *dev, void *data,
1658 struct drm_file *file_priv);
1659int i915_gem_unpin_ioctl(struct drm_device *dev, void *data,
1660 struct drm_file *file_priv);
1661int i915_gem_busy_ioctl(struct drm_device *dev, void *data,
1662 struct drm_file *file_priv);
Ben Widawsky199adf42012-09-21 17:01:20 -07001663int i915_gem_get_caching_ioctl(struct drm_device *dev, void *data,
1664 struct drm_file *file);
1665int i915_gem_set_caching_ioctl(struct drm_device *dev, void *data,
1666 struct drm_file *file);
Eric Anholt673a3942008-07-30 12:06:12 -07001667int i915_gem_throttle_ioctl(struct drm_device *dev, void *data,
1668 struct drm_file *file_priv);
Chris Wilson3ef94da2009-09-14 16:50:29 +01001669int i915_gem_madvise_ioctl(struct drm_device *dev, void *data,
1670 struct drm_file *file_priv);
Eric Anholt673a3942008-07-30 12:06:12 -07001671int i915_gem_entervt_ioctl(struct drm_device *dev, void *data,
1672 struct drm_file *file_priv);
1673int i915_gem_leavevt_ioctl(struct drm_device *dev, void *data,
1674 struct drm_file *file_priv);
1675int i915_gem_set_tiling(struct drm_device *dev, void *data,
1676 struct drm_file *file_priv);
1677int i915_gem_get_tiling(struct drm_device *dev, void *data,
1678 struct drm_file *file_priv);
Eric Anholt5a125c32008-10-22 21:40:13 -07001679int i915_gem_get_aperture_ioctl(struct drm_device *dev, void *data,
1680 struct drm_file *file_priv);
Ben Widawsky23ba4fd2012-05-24 15:03:10 -07001681int i915_gem_wait_ioctl(struct drm_device *dev, void *data,
1682 struct drm_file *file_priv);
Eric Anholt673a3942008-07-30 12:06:12 -07001683void i915_gem_load(struct drm_device *dev);
Chris Wilson42dcedd2012-11-15 11:32:30 +00001684void *i915_gem_object_alloc(struct drm_device *dev);
1685void i915_gem_object_free(struct drm_i915_gem_object *obj);
Eric Anholt673a3942008-07-30 12:06:12 -07001686int i915_gem_init_object(struct drm_gem_object *obj);
Chris Wilson37e680a2012-06-07 15:38:42 +01001687void i915_gem_object_init(struct drm_i915_gem_object *obj,
1688 const struct drm_i915_gem_object_ops *ops);
Chris Wilson05394f32010-11-08 19:18:58 +00001689struct drm_i915_gem_object *i915_gem_alloc_object(struct drm_device *dev,
1690 size_t size);
Eric Anholt673a3942008-07-30 12:06:12 -07001691void i915_gem_free_object(struct drm_gem_object *obj);
Chris Wilson42dcedd2012-11-15 11:32:30 +00001692
Chris Wilson20217462010-11-23 15:26:33 +00001693int __must_check i915_gem_object_pin(struct drm_i915_gem_object *obj,
1694 uint32_t alignment,
Chris Wilson86a1ee22012-08-11 15:41:04 +01001695 bool map_and_fenceable,
1696 bool nonblocking);
Chris Wilson05394f32010-11-08 19:18:58 +00001697void i915_gem_object_unpin(struct drm_i915_gem_object *obj);
Chris Wilson20217462010-11-23 15:26:33 +00001698int __must_check i915_gem_object_unbind(struct drm_i915_gem_object *obj);
Chris Wilsondd624af2013-01-15 12:39:35 +00001699int i915_gem_object_put_pages(struct drm_i915_gem_object *obj);
Chris Wilson05394f32010-11-08 19:18:58 +00001700void i915_gem_release_mmap(struct drm_i915_gem_object *obj);
Eric Anholt673a3942008-07-30 12:06:12 -07001701void i915_gem_lastclose(struct drm_device *dev);
Chris Wilsonf787a5f2010-09-24 16:02:42 +01001702
Chris Wilson37e680a2012-06-07 15:38:42 +01001703int __must_check i915_gem_object_get_pages(struct drm_i915_gem_object *obj);
Chris Wilson9da3da62012-06-01 15:20:22 +01001704static inline struct page *i915_gem_object_get_page(struct drm_i915_gem_object *obj, int n)
1705{
Imre Deak67d5a502013-02-18 19:28:02 +02001706 struct sg_page_iter sg_iter;
Chris Wilson1cf83782012-10-10 12:11:52 +01001707
Imre Deak67d5a502013-02-18 19:28:02 +02001708 for_each_sg_page(obj->pages->sgl, &sg_iter, obj->pages->nents, n)
Imre Deak2db76d72013-03-26 15:14:18 +02001709 return sg_page_iter_page(&sg_iter);
Imre Deak67d5a502013-02-18 19:28:02 +02001710
1711 return NULL;
Chris Wilson9da3da62012-06-01 15:20:22 +01001712}
Chris Wilsona5570172012-09-04 21:02:54 +01001713static inline void i915_gem_object_pin_pages(struct drm_i915_gem_object *obj)
1714{
1715 BUG_ON(obj->pages == NULL);
1716 obj->pages_pin_count++;
1717}
1718static inline void i915_gem_object_unpin_pages(struct drm_i915_gem_object *obj)
1719{
1720 BUG_ON(obj->pages_pin_count == 0);
1721 obj->pages_pin_count--;
1722}
1723
Chris Wilson54cf91d2010-11-25 18:00:26 +00001724int __must_check i915_mutex_lock_interruptible(struct drm_device *dev);
Ben Widawsky2911a352012-04-05 14:47:36 -07001725int i915_gem_object_sync(struct drm_i915_gem_object *obj,
1726 struct intel_ring_buffer *to);
Chris Wilson54cf91d2010-11-25 18:00:26 +00001727void i915_gem_object_move_to_active(struct drm_i915_gem_object *obj,
Chris Wilson9d7730912012-11-27 16:22:52 +00001728 struct intel_ring_buffer *ring);
Chris Wilson54cf91d2010-11-25 18:00:26 +00001729
Dave Airlieff72145b2011-02-07 12:16:14 +10001730int i915_gem_dumb_create(struct drm_file *file_priv,
1731 struct drm_device *dev,
1732 struct drm_mode_create_dumb *args);
1733int i915_gem_mmap_gtt(struct drm_file *file_priv, struct drm_device *dev,
1734 uint32_t handle, uint64_t *offset);
1735int i915_gem_dumb_destroy(struct drm_file *file_priv, struct drm_device *dev,
Akshay Joshi0206e352011-08-16 15:34:10 -04001736 uint32_t handle);
Chris Wilsonf787a5f2010-09-24 16:02:42 +01001737/**
1738 * Returns true if seq1 is later than seq2.
1739 */
1740static inline bool
1741i915_seqno_passed(uint32_t seq1, uint32_t seq2)
1742{
1743 return (int32_t)(seq1 - seq2) >= 0;
1744}
1745
Mika Kuoppalafca26bb2012-12-19 11:13:08 +02001746int __must_check i915_gem_get_seqno(struct drm_device *dev, u32 *seqno);
1747int __must_check i915_gem_set_seqno(struct drm_device *dev, u32 seqno);
Chris Wilson06d98132012-04-17 15:31:24 +01001748int __must_check i915_gem_object_get_fence(struct drm_i915_gem_object *obj);
Chris Wilsond9e86c02010-11-10 16:40:20 +00001749int __must_check i915_gem_object_put_fence(struct drm_i915_gem_object *obj);
Chris Wilson20217462010-11-23 15:26:33 +00001750
Chris Wilson9a5a53b2012-03-22 15:10:00 +00001751static inline bool
Chris Wilson1690e1e2011-12-14 13:57:08 +01001752i915_gem_object_pin_fence(struct drm_i915_gem_object *obj)
1753{
1754 if (obj->fence_reg != I915_FENCE_REG_NONE) {
1755 struct drm_i915_private *dev_priv = obj->base.dev->dev_private;
1756 dev_priv->fence_regs[obj->fence_reg].pin_count++;
Chris Wilson9a5a53b2012-03-22 15:10:00 +00001757 return true;
1758 } else
1759 return false;
Chris Wilson1690e1e2011-12-14 13:57:08 +01001760}
1761
1762static inline void
1763i915_gem_object_unpin_fence(struct drm_i915_gem_object *obj)
1764{
1765 if (obj->fence_reg != I915_FENCE_REG_NONE) {
1766 struct drm_i915_private *dev_priv = obj->base.dev->dev_private;
Chris Wilsonb8c3af72013-06-12 11:29:47 +01001767 WARN_ON(dev_priv->fence_regs[obj->fence_reg].pin_count <= 0);
Chris Wilson1690e1e2011-12-14 13:57:08 +01001768 dev_priv->fence_regs[obj->fence_reg].pin_count--;
1769 }
1770}
1771
Chris Wilsonb09a1fe2010-07-23 23:18:49 +01001772void i915_gem_retire_requests(struct drm_device *dev);
Chris Wilsona71d8d92012-02-15 11:25:36 +00001773void i915_gem_retire_requests_ring(struct intel_ring_buffer *ring);
Daniel Vetter33196de2012-11-14 17:14:05 +01001774int __must_check i915_gem_check_wedge(struct i915_gpu_error *error,
Daniel Vetterd6b2c792012-07-04 22:54:13 +02001775 bool interruptible);
Daniel Vetter1f83fee2012-11-15 17:17:22 +01001776static inline bool i915_reset_in_progress(struct i915_gpu_error *error)
1777{
1778 return unlikely(atomic_read(&error->reset_counter)
1779 & I915_RESET_IN_PROGRESS_FLAG);
1780}
1781
1782static inline bool i915_terminally_wedged(struct i915_gpu_error *error)
1783{
1784 return atomic_read(&error->reset_counter) == I915_WEDGED;
1785}
Chris Wilsona71d8d92012-02-15 11:25:36 +00001786
Chris Wilson069efc12010-09-30 16:53:18 +01001787void i915_gem_reset(struct drm_device *dev);
Chris Wilson05394f32010-11-08 19:18:58 +00001788void i915_gem_clflush_object(struct drm_i915_gem_object *obj);
Chris Wilson20217462010-11-23 15:26:33 +00001789int __must_check i915_gem_object_set_domain(struct drm_i915_gem_object *obj,
1790 uint32_t read_domains,
1791 uint32_t write_domain);
Chris Wilsona8198ee2011-04-13 22:04:09 +01001792int __must_check i915_gem_object_finish_gpu(struct drm_i915_gem_object *obj);
Chris Wilson1070a422012-04-24 15:47:41 +01001793int __must_check i915_gem_init(struct drm_device *dev);
Daniel Vetterf691e2f2012-02-02 09:58:12 +01001794int __must_check i915_gem_init_hw(struct drm_device *dev);
Ben Widawskyb9524a12012-05-25 16:56:24 -07001795void i915_gem_l3_remap(struct drm_device *dev);
Daniel Vetterf691e2f2012-02-02 09:58:12 +01001796void i915_gem_init_swizzling(struct drm_device *dev);
Jesse Barnes79e53942008-11-07 14:24:08 -08001797void i915_gem_cleanup_ringbuffer(struct drm_device *dev);
Ben Widawskyb2da9fe2012-04-26 16:02:58 -07001798int __must_check i915_gpu_idle(struct drm_device *dev);
Chris Wilson20217462010-11-23 15:26:33 +00001799int __must_check i915_gem_idle(struct drm_device *dev);
Mika Kuoppala0025c072013-06-12 12:35:30 +03001800int __i915_add_request(struct intel_ring_buffer *ring,
1801 struct drm_file *file,
Mika Kuoppala7d736f42013-06-12 15:01:39 +03001802 struct drm_i915_gem_object *batch_obj,
Mika Kuoppala0025c072013-06-12 12:35:30 +03001803 u32 *seqno);
1804#define i915_add_request(ring, seqno) \
Dan Carpenter854c94a2013-06-18 10:29:58 +03001805 __i915_add_request(ring, NULL, NULL, seqno)
Ben Widawsky199b2bc2012-05-24 15:03:11 -07001806int __must_check i915_wait_seqno(struct intel_ring_buffer *ring,
1807 uint32_t seqno);
Jesse Barnesde151cf2008-11-12 10:03:55 -08001808int i915_gem_fault(struct vm_area_struct *vma, struct vm_fault *vmf);
Chris Wilson20217462010-11-23 15:26:33 +00001809int __must_check
1810i915_gem_object_set_to_gtt_domain(struct drm_i915_gem_object *obj,
1811 bool write);
1812int __must_check
Chris Wilsondabdfe02012-03-26 10:10:27 +02001813i915_gem_object_set_to_cpu_domain(struct drm_i915_gem_object *obj, bool write);
1814int __must_check
Chris Wilson2da3b9b2011-04-14 09:41:17 +01001815i915_gem_object_pin_to_display_plane(struct drm_i915_gem_object *obj,
1816 u32 alignment,
Chris Wilson20217462010-11-23 15:26:33 +00001817 struct intel_ring_buffer *pipelined);
Dave Airlie71acb5e2008-12-30 20:31:46 +10001818int i915_gem_attach_phys_object(struct drm_device *dev,
Chris Wilson05394f32010-11-08 19:18:58 +00001819 struct drm_i915_gem_object *obj,
Chris Wilson6eeefaf2010-08-07 11:01:39 +01001820 int id,
1821 int align);
Dave Airlie71acb5e2008-12-30 20:31:46 +10001822void i915_gem_detach_phys_object(struct drm_device *dev,
Chris Wilson05394f32010-11-08 19:18:58 +00001823 struct drm_i915_gem_object *obj);
Dave Airlie71acb5e2008-12-30 20:31:46 +10001824void i915_gem_free_all_phys_object(struct drm_device *dev);
Chris Wilson05394f32010-11-08 19:18:58 +00001825void i915_gem_release(struct drm_device *dev, struct drm_file *file);
Eric Anholt673a3942008-07-30 12:06:12 -07001826
Chris Wilson467cffb2011-03-07 10:42:03 +00001827uint32_t
Imre Deak0fa87792013-01-07 21:47:35 +02001828i915_gem_get_gtt_size(struct drm_device *dev, uint32_t size, int tiling_mode);
1829uint32_t
Imre Deakd865110c2013-01-07 21:47:33 +02001830i915_gem_get_gtt_alignment(struct drm_device *dev, uint32_t size,
1831 int tiling_mode, bool fenced);
Chris Wilson467cffb2011-03-07 10:42:03 +00001832
Chris Wilsone4ffd172011-04-04 09:44:39 +01001833int i915_gem_object_set_cache_level(struct drm_i915_gem_object *obj,
1834 enum i915_cache_level cache_level);
1835
Daniel Vetter1286ff72012-05-10 15:25:09 +02001836struct drm_gem_object *i915_gem_prime_import(struct drm_device *dev,
1837 struct dma_buf *dma_buf);
1838
1839struct dma_buf *i915_gem_prime_export(struct drm_device *dev,
1840 struct drm_gem_object *gem_obj, int flags);
1841
Chris Wilson19b2dbd2013-06-12 10:15:12 +01001842void i915_gem_restore_fences(struct drm_device *dev);
1843
Ben Widawsky254f9652012-06-04 14:42:42 -07001844/* i915_gem_context.c */
1845void i915_gem_context_init(struct drm_device *dev);
1846void i915_gem_context_fini(struct drm_device *dev);
Ben Widawsky254f9652012-06-04 14:42:42 -07001847void i915_gem_context_close(struct drm_device *dev, struct drm_file *file);
Ben Widawskye0556842012-06-04 14:42:46 -07001848int i915_switch_context(struct intel_ring_buffer *ring,
1849 struct drm_file *file, int to_id);
Mika Kuoppaladce32712013-04-30 13:30:33 +03001850void i915_gem_context_free(struct kref *ctx_ref);
1851static inline void i915_gem_context_reference(struct i915_hw_context *ctx)
1852{
1853 kref_get(&ctx->ref);
1854}
1855
1856static inline void i915_gem_context_unreference(struct i915_hw_context *ctx)
1857{
1858 kref_put(&ctx->ref, i915_gem_context_free);
1859}
1860
Mika Kuoppalac0bb6172013-06-12 12:35:29 +03001861struct i915_ctx_hang_stats * __must_check
1862i915_gem_context_get_hang_stats(struct intel_ring_buffer *ring,
1863 struct drm_file *file,
1864 u32 id);
Ben Widawsky84624812012-06-04 14:42:54 -07001865int i915_gem_context_create_ioctl(struct drm_device *dev, void *data,
1866 struct drm_file *file);
1867int i915_gem_context_destroy_ioctl(struct drm_device *dev, void *data,
1868 struct drm_file *file);
Daniel Vetter1286ff72012-05-10 15:25:09 +02001869
Daniel Vetter76aaf222010-11-05 22:23:30 +01001870/* i915_gem_gtt.c */
Daniel Vetter1d2a3142012-02-09 17:15:46 +01001871void i915_gem_cleanup_aliasing_ppgtt(struct drm_device *dev);
Daniel Vetter7bddb012012-02-09 17:15:47 +01001872void i915_ppgtt_bind_object(struct i915_hw_ppgtt *ppgtt,
1873 struct drm_i915_gem_object *obj,
1874 enum i915_cache_level cache_level);
1875void i915_ppgtt_unbind_object(struct i915_hw_ppgtt *ppgtt,
1876 struct drm_i915_gem_object *obj);
Daniel Vetter1d2a3142012-02-09 17:15:46 +01001877
Daniel Vetter76aaf222010-11-05 22:23:30 +01001878void i915_gem_restore_gtt_mappings(struct drm_device *dev);
Daniel Vetter74163902012-02-15 23:50:21 +01001879int __must_check i915_gem_gtt_prepare_object(struct drm_i915_gem_object *obj);
1880void i915_gem_gtt_bind_object(struct drm_i915_gem_object *obj,
Chris Wilsone4ffd172011-04-04 09:44:39 +01001881 enum i915_cache_level cache_level);
Chris Wilson05394f32010-11-08 19:18:58 +00001882void i915_gem_gtt_unbind_object(struct drm_i915_gem_object *obj);
Daniel Vetter74163902012-02-15 23:50:21 +01001883void i915_gem_gtt_finish_object(struct drm_i915_gem_object *obj);
Ben Widawskyd7e50082012-12-18 10:31:25 -08001884void i915_gem_init_global_gtt(struct drm_device *dev);
1885void i915_gem_setup_global_gtt(struct drm_device *dev, unsigned long start,
1886 unsigned long mappable_end, unsigned long end);
Ben Widawskye76e9ae2012-11-04 09:21:27 -08001887int i915_gem_gtt_init(struct drm_device *dev);
Ben Widawskyd09105c2012-11-15 12:06:09 -08001888static inline void i915_gem_chipset_flush(struct drm_device *dev)
Ben Widawskye76e9ae2012-11-04 09:21:27 -08001889{
1890 if (INTEL_INFO(dev)->gen < 6)
1891 intel_gtt_chipset_flush();
1892}
1893
Daniel Vetter76aaf222010-11-05 22:23:30 +01001894
Chris Wilsonb47eb4a2010-08-07 11:01:23 +01001895/* i915_gem_evict.c */
Chris Wilson20217462010-11-23 15:26:33 +00001896int __must_check i915_gem_evict_something(struct drm_device *dev, int min_size,
Chris Wilson42d6ab42012-07-26 11:49:32 +01001897 unsigned alignment,
1898 unsigned cache_level,
Chris Wilson86a1ee22012-08-11 15:41:04 +01001899 bool mappable,
1900 bool nonblock);
Chris Wilson6c085a72012-08-20 11:40:46 +02001901int i915_gem_evict_everything(struct drm_device *dev);
Chris Wilsonb47eb4a2010-08-07 11:01:23 +01001902
Chris Wilson9797fbf2012-04-24 15:47:39 +01001903/* i915_gem_stolen.c */
1904int i915_gem_init_stolen(struct drm_device *dev);
Chris Wilson11be49e2012-11-15 11:32:20 +00001905int i915_gem_stolen_setup_compression(struct drm_device *dev, int size);
1906void i915_gem_stolen_cleanup_compression(struct drm_device *dev);
Chris Wilson9797fbf2012-04-24 15:47:39 +01001907void i915_gem_cleanup_stolen(struct drm_device *dev);
Chris Wilson0104fdb2012-11-15 11:32:26 +00001908struct drm_i915_gem_object *
1909i915_gem_object_create_stolen(struct drm_device *dev, u32 size);
Chris Wilson866d12b2013-02-19 13:31:37 -08001910struct drm_i915_gem_object *
1911i915_gem_object_create_stolen_for_preallocated(struct drm_device *dev,
1912 u32 stolen_offset,
1913 u32 gtt_offset,
1914 u32 size);
Chris Wilson0104fdb2012-11-15 11:32:26 +00001915void i915_gem_object_release_stolen(struct drm_i915_gem_object *obj);
Chris Wilson9797fbf2012-04-24 15:47:39 +01001916
Eric Anholt673a3942008-07-30 12:06:12 -07001917/* i915_gem_tiling.c */
Chris Wilsone9b73c62012-12-03 21:03:14 +00001918inline static bool i915_gem_object_needs_bit17_swizzle(struct drm_i915_gem_object *obj)
1919{
1920 drm_i915_private_t *dev_priv = obj->base.dev->dev_private;
1921
1922 return dev_priv->mm.bit_6_swizzle_x == I915_BIT_6_SWIZZLE_9_10_17 &&
1923 obj->tiling_mode != I915_TILING_NONE;
1924}
1925
Eric Anholt673a3942008-07-30 12:06:12 -07001926void i915_gem_detect_bit_6_swizzle(struct drm_device *dev);
Chris Wilson05394f32010-11-08 19:18:58 +00001927void i915_gem_object_do_bit_17_swizzle(struct drm_i915_gem_object *obj);
1928void i915_gem_object_save_bit_17_swizzle(struct drm_i915_gem_object *obj);
Eric Anholt673a3942008-07-30 12:06:12 -07001929
1930/* i915_gem_debug.c */
Chris Wilson05394f32010-11-08 19:18:58 +00001931void i915_gem_dump_object(struct drm_i915_gem_object *obj, int len,
Eric Anholt673a3942008-07-30 12:06:12 -07001932 const char *where, uint32_t mark);
Chris Wilson23bc5982010-09-29 16:10:57 +01001933#if WATCH_LISTS
1934int i915_verify_lists(struct drm_device *dev);
Eric Anholt673a3942008-07-30 12:06:12 -07001935#else
Chris Wilson23bc5982010-09-29 16:10:57 +01001936#define i915_verify_lists(dev) 0
Eric Anholt673a3942008-07-30 12:06:12 -07001937#endif
Chris Wilson05394f32010-11-08 19:18:58 +00001938void i915_gem_object_check_coherency(struct drm_i915_gem_object *obj,
1939 int handle);
1940void i915_gem_dump_object(struct drm_i915_gem_object *obj, int len,
Eric Anholt673a3942008-07-30 12:06:12 -07001941 const char *where, uint32_t mark);
Linus Torvalds1da177e2005-04-16 15:20:36 -07001942
Ben Gamari20172632009-02-17 20:08:50 -05001943/* i915_debugfs.c */
Ben Gamari27c202a2009-07-01 22:26:52 -04001944int i915_debugfs_init(struct drm_minor *minor);
1945void i915_debugfs_cleanup(struct drm_minor *minor);
Mika Kuoppala84734a02013-07-12 16:50:57 +03001946
1947/* i915_gpu_error.c */
Mika Kuoppalaedc3d882013-05-23 13:55:35 +03001948__printf(2, 3)
1949void i915_error_printf(struct drm_i915_error_state_buf *e, const char *f, ...);
Mika Kuoppalafc16b482013-06-06 15:18:39 +03001950int i915_error_state_to_str(struct drm_i915_error_state_buf *estr,
1951 const struct i915_error_state_file_priv *error);
Mika Kuoppala4dc955f2013-06-06 15:18:41 +03001952int i915_error_state_buf_init(struct drm_i915_error_state_buf *eb,
1953 size_t count, loff_t pos);
1954static inline void i915_error_state_buf_release(
1955 struct drm_i915_error_state_buf *eb)
1956{
1957 kfree(eb->buf);
1958}
Mika Kuoppala84734a02013-07-12 16:50:57 +03001959void i915_capture_error_state(struct drm_device *dev);
1960void i915_error_state_get(struct drm_device *dev,
1961 struct i915_error_state_file_priv *error_priv);
1962void i915_error_state_put(struct i915_error_state_file_priv *error_priv);
1963void i915_destroy_error_state(struct drm_device *dev);
1964
1965void i915_get_extra_instdone(struct drm_device *dev, uint32_t *instdone);
1966const char *i915_cache_level_str(int type);
Ben Gamari20172632009-02-17 20:08:50 -05001967
Jesse Barnes317c35d2008-08-25 15:11:06 -07001968/* i915_suspend.c */
1969extern int i915_save_state(struct drm_device *dev);
1970extern int i915_restore_state(struct drm_device *dev);
1971
Daniel Vetterd8157a32013-01-25 17:53:20 +01001972/* i915_ums.c */
1973void i915_save_display_reg(struct drm_device *dev);
1974void i915_restore_display_reg(struct drm_device *dev);
Jesse Barnes0a3e67a2008-09-30 12:14:26 -07001975
Ben Widawsky0136db52012-04-10 21:17:01 -07001976/* i915_sysfs.c */
1977void i915_setup_sysfs(struct drm_device *dev_priv);
1978void i915_teardown_sysfs(struct drm_device *dev_priv);
1979
Chris Wilsonf899fc62010-07-20 15:44:45 -07001980/* intel_i2c.c */
1981extern int intel_setup_gmbus(struct drm_device *dev);
1982extern void intel_teardown_gmbus(struct drm_device *dev);
Jan-Simon Möller8f375e12013-05-06 14:52:08 +02001983static inline bool intel_gmbus_is_port_valid(unsigned port)
Daniel Kurtz3bd7d902012-03-28 02:36:14 +08001984{
Daniel Kurtz2ed06c92012-03-28 02:36:15 +08001985 return (port >= GMBUS_PORT_SSC && port <= GMBUS_PORT_DPD);
Daniel Kurtz3bd7d902012-03-28 02:36:14 +08001986}
1987
1988extern struct i2c_adapter *intel_gmbus_get_adapter(
1989 struct drm_i915_private *dev_priv, unsigned port);
Chris Wilsone957d772010-09-24 12:52:03 +01001990extern void intel_gmbus_set_speed(struct i2c_adapter *adapter, int speed);
1991extern void intel_gmbus_force_bit(struct i2c_adapter *adapter, bool force_bit);
Jan-Simon Möller8f375e12013-05-06 14:52:08 +02001992static inline bool intel_gmbus_is_forced_bit(struct i2c_adapter *adapter)
Chris Wilsonb8232e92010-09-28 16:41:32 +01001993{
1994 return container_of(adapter, struct intel_gmbus, adapter)->force_bit;
1995}
Chris Wilsonf899fc62010-07-20 15:44:45 -07001996extern void intel_i2c_reset(struct drm_device *dev);
1997
Chris Wilson3b617962010-08-24 09:02:58 +01001998/* intel_opregion.c */
Chris Wilson44834a62010-08-19 16:09:23 +01001999extern int intel_opregion_setup(struct drm_device *dev);
2000#ifdef CONFIG_ACPI
2001extern void intel_opregion_init(struct drm_device *dev);
2002extern void intel_opregion_fini(struct drm_device *dev);
Chris Wilson3b617962010-08-24 09:02:58 +01002003extern void intel_opregion_asle_intr(struct drm_device *dev);
Len Brown65e082c2008-10-24 17:18:10 -04002004#else
Chris Wilson44834a62010-08-19 16:09:23 +01002005static inline void intel_opregion_init(struct drm_device *dev) { return; }
2006static inline void intel_opregion_fini(struct drm_device *dev) { return; }
Chris Wilson3b617962010-08-24 09:02:58 +01002007static inline void intel_opregion_asle_intr(struct drm_device *dev) { return; }
Len Brown65e082c2008-10-24 17:18:10 -04002008#endif
Matthew Garrett8ee1c3d2008-08-05 19:37:25 +01002009
Jesse Barnes723bfd72010-10-07 16:01:13 -07002010/* intel_acpi.c */
2011#ifdef CONFIG_ACPI
2012extern void intel_register_dsm_handler(void);
2013extern void intel_unregister_dsm_handler(void);
2014#else
2015static inline void intel_register_dsm_handler(void) { return; }
2016static inline void intel_unregister_dsm_handler(void) { return; }
2017#endif /* CONFIG_ACPI */
2018
Jesse Barnes79e53942008-11-07 14:24:08 -08002019/* modesetting */
Daniel Vetterf8175862012-04-10 15:50:11 +02002020extern void intel_modeset_init_hw(struct drm_device *dev);
Imre Deak7d708ee2013-04-17 14:04:50 +03002021extern void intel_modeset_suspend_hw(struct drm_device *dev);
Jesse Barnes79e53942008-11-07 14:24:08 -08002022extern void intel_modeset_init(struct drm_device *dev);
Chris Wilson2c7111d2011-03-29 10:40:27 +01002023extern void intel_modeset_gem_init(struct drm_device *dev);
Jesse Barnes79e53942008-11-07 14:24:08 -08002024extern void intel_modeset_cleanup(struct drm_device *dev);
Dave Airlie28d52042009-09-21 14:33:58 +10002025extern int intel_modeset_vga_set_state(struct drm_device *dev, bool state);
Daniel Vetter45e2b5f2012-11-23 18:16:34 +01002026extern void intel_modeset_setup_hw_state(struct drm_device *dev,
2027 bool force_restore);
Daniel Vetter44cec742013-01-25 17:53:21 +01002028extern void i915_redisable_vga(struct drm_device *dev);
Adam Jacksonee5382a2010-04-23 11:17:39 -04002029extern bool intel_fbc_enabled(struct drm_device *dev);
Chris Wilson43a95392011-07-08 12:22:36 +01002030extern void intel_disable_fbc(struct drm_device *dev);
Jesse Barnes7648fa92010-05-20 14:28:11 -07002031extern bool ironlake_set_drps(struct drm_device *dev, u8 val);
Paulo Zanonidde86e22012-12-01 12:04:25 -02002032extern void intel_init_pch_refclk(struct drm_device *dev);
Jesse Barnes3b8d8d92010-12-17 14:19:02 -08002033extern void gen6_set_rps(struct drm_device *dev, u8 val);
Jesse Barnes0a073b82013-04-17 15:54:58 -07002034extern void valleyview_set_rps(struct drm_device *dev, u8 val);
2035extern int valleyview_rps_max_freq(struct drm_i915_private *dev_priv);
2036extern int valleyview_rps_min_freq(struct drm_i915_private *dev_priv);
Akshay Joshi0206e352011-08-16 15:34:10 -04002037extern void intel_detect_pch(struct drm_device *dev);
2038extern int intel_trans_dp_port_sel(struct drm_crtc *crtc);
Ben Widawsky0136db52012-04-10 21:17:01 -07002039extern int intel_enable_rc6(const struct drm_device *dev);
Zhenyu Wang3bad0782010-04-07 16:15:53 +08002040
Ben Widawsky2911a352012-04-05 14:47:36 -07002041extern bool i915_semaphore_is_enabled(struct drm_device *dev);
Ben Widawskyc0c7bab2012-07-12 11:01:05 -07002042int i915_reg_read_ioctl(struct drm_device *dev, void *data,
2043 struct drm_file *file);
Jesse Barnes575155a2012-03-28 13:39:37 -07002044
Chris Wilson6ef3d422010-08-04 20:26:07 +01002045/* overlay */
2046extern struct intel_overlay_error_state *intel_overlay_capture_error_state(struct drm_device *dev);
Mika Kuoppalaedc3d882013-05-23 13:55:35 +03002047extern void intel_overlay_print_error_state(struct drm_i915_error_state_buf *e,
2048 struct intel_overlay_error_state *error);
Chris Wilsonc4a1d9e2010-11-21 13:12:35 +00002049
2050extern struct intel_display_error_state *intel_display_capture_error_state(struct drm_device *dev);
Mika Kuoppalaedc3d882013-05-23 13:55:35 +03002051extern void intel_display_print_error_state(struct drm_i915_error_state_buf *e,
Chris Wilsonc4a1d9e2010-11-21 13:12:35 +00002052 struct drm_device *dev,
2053 struct intel_display_error_state *error);
Chris Wilson6ef3d422010-08-04 20:26:07 +01002054
Ben Widawskyb7287d82011-04-25 11:22:22 -07002055/* On SNB platform, before reading ring registers forcewake bit
2056 * must be set to prevent GT core from power down and stale values being
2057 * returned.
2058 */
Ben Widawskyfcca7922011-04-25 11:23:07 -07002059void gen6_gt_force_wake_get(struct drm_i915_private *dev_priv);
2060void gen6_gt_force_wake_put(struct drm_i915_private *dev_priv);
Ben Widawsky67a37442012-02-09 10:15:20 +01002061int __gen6_gt_wait_for_fifo(struct drm_i915_private *dev_priv);
Ben Widawskyb7287d82011-04-25 11:22:22 -07002062
Ben Widawsky42c05262012-09-26 10:34:00 -07002063int sandybridge_pcode_read(struct drm_i915_private *dev_priv, u8 mbox, u32 *val);
2064int sandybridge_pcode_write(struct drm_i915_private *dev_priv, u8 mbox, u32 val);
Jani Nikula59de0812013-05-22 15:36:16 +03002065
2066/* intel_sideband.c */
Jani Nikula64936252013-05-22 15:36:20 +03002067u32 vlv_punit_read(struct drm_i915_private *dev_priv, u8 addr);
2068void vlv_punit_write(struct drm_i915_private *dev_priv, u8 addr, u32 val);
2069u32 vlv_nc_read(struct drm_i915_private *dev_priv, u8 addr);
Jani Nikulaae992582013-05-22 15:36:19 +03002070u32 vlv_dpio_read(struct drm_i915_private *dev_priv, int reg);
2071void vlv_dpio_write(struct drm_i915_private *dev_priv, int reg, u32 val);
Jani Nikula59de0812013-05-22 15:36:16 +03002072u32 intel_sbi_read(struct drm_i915_private *dev_priv, u16 reg,
2073 enum intel_sbi_destination destination);
2074void intel_sbi_write(struct drm_i915_private *dev_priv, u16 reg, u32 value,
2075 enum intel_sbi_destination destination);
Jesse Barnes0a073b82013-04-17 15:54:58 -07002076
Jesse Barnes855ba3b2013-04-17 15:54:57 -07002077int vlv_gpu_freq(int ddr_freq, int val);
2078int vlv_freq_opcode(int ddr_freq, int val);
Ben Widawsky42c05262012-09-26 10:34:00 -07002079
Keith Packard5f753772010-11-22 09:24:22 +00002080#define __i915_read(x, y) \
Andi Kleenf7000882011-10-13 16:08:51 -07002081 u##x i915_read##x(struct drm_i915_private *dev_priv, u32 reg);
Ben Widawskyfcca7922011-04-25 11:23:07 -07002082
Keith Packard5f753772010-11-22 09:24:22 +00002083__i915_read(8, b)
2084__i915_read(16, w)
2085__i915_read(32, l)
2086__i915_read(64, q)
2087#undef __i915_read
2088
2089#define __i915_write(x, y) \
Andi Kleenf7000882011-10-13 16:08:51 -07002090 void i915_write##x(struct drm_i915_private *dev_priv, u32 reg, u##x val);
2091
Keith Packard5f753772010-11-22 09:24:22 +00002092__i915_write(8, b)
2093__i915_write(16, w)
2094__i915_write(32, l)
2095__i915_write(64, q)
2096#undef __i915_write
2097
2098#define I915_READ8(reg) i915_read8(dev_priv, (reg))
2099#define I915_WRITE8(reg, val) i915_write8(dev_priv, (reg), (val))
2100
2101#define I915_READ16(reg) i915_read16(dev_priv, (reg))
2102#define I915_WRITE16(reg, val) i915_write16(dev_priv, (reg), (val))
2103#define I915_READ16_NOTRACE(reg) readw(dev_priv->regs + (reg))
2104#define I915_WRITE16_NOTRACE(reg, val) writew(val, dev_priv->regs + (reg))
2105
2106#define I915_READ(reg) i915_read32(dev_priv, (reg))
2107#define I915_WRITE(reg, val) i915_write32(dev_priv, (reg), (val))
Zou Nan haicae58522010-11-09 17:17:32 +08002108#define I915_READ_NOTRACE(reg) readl(dev_priv->regs + (reg))
2109#define I915_WRITE_NOTRACE(reg, val) writel(val, dev_priv->regs + (reg))
Keith Packard5f753772010-11-22 09:24:22 +00002110
2111#define I915_WRITE64(reg, val) i915_write64(dev_priv, (reg), (val))
2112#define I915_READ64(reg) i915_read64(dev_priv, (reg))
Zou Nan haicae58522010-11-09 17:17:32 +08002113
2114#define POSTING_READ(reg) (void)I915_READ_NOTRACE(reg)
2115#define POSTING_READ16(reg) (void)I915_READ16_NOTRACE(reg)
2116
Ville Syrjälä55bc60d2013-01-17 16:31:29 +02002117/* "Broadcast RGB" property */
2118#define INTEL_BROADCAST_RGB_AUTO 0
2119#define INTEL_BROADCAST_RGB_FULL 1
2120#define INTEL_BROADCAST_RGB_LIMITED 2
Yuanhan Liuba4f01a2010-11-08 17:09:41 +08002121
Ville Syrjälä766aa1c2013-01-25 21:44:46 +02002122static inline uint32_t i915_vgacntrl_reg(struct drm_device *dev)
2123{
2124 if (HAS_PCH_SPLIT(dev))
2125 return CPU_VGACNTRL;
2126 else if (IS_VALLEYVIEW(dev))
2127 return VLV_VGACNTRL;
2128 else
2129 return VGACNTRL;
2130}
2131
Ville Syrjälä2bb46292013-02-22 16:12:51 +02002132static inline void __user *to_user_ptr(u64 address)
2133{
2134 return (void __user *)(uintptr_t)address;
2135}
2136
Imre Deakdf977292013-05-21 20:03:17 +03002137static inline unsigned long msecs_to_jiffies_timeout(const unsigned int m)
2138{
2139 unsigned long j = msecs_to_jiffies(m);
2140
2141 return min_t(unsigned long, MAX_JIFFY_OFFSET, j + 1);
2142}
2143
2144static inline unsigned long
2145timespec_to_jiffies_timeout(const struct timespec *value)
2146{
2147 unsigned long j = timespec_to_jiffies(value);
2148
2149 return min_t(unsigned long, MAX_JIFFY_OFFSET, j + 1);
2150}
2151
Linus Torvalds1da177e2005-04-16 15:20:36 -07002152#endif