blob: 47f9f22cd516473006a382c9d2cfdaa4ebe31048 [file] [log] [blame]
Jean Delvare58394272014-06-16 11:48:45 +02001menu "Clock Source drivers"
2
Stephen Warrenae278a92012-11-19 16:41:20 -07003config CLKSRC_OF
4 bool
5
Russell King89c0b8e2011-05-08 18:47:58 +01006config CLKSRC_I8253
7 bool
Russell King442c8172011-05-08 14:06:52 +01008
Thomas Gleixnere6220bd2011-06-09 13:08:25 +00009config CLKEVT_I8253
10 bool
11
Ralf Baechle15f304b2011-06-01 19:04:59 +010012config I8253_LOCK
13 bool
14
15config CLKBLD_I8253
Thomas Gleixnere6220bd2011-06-09 13:08:25 +000016 def_bool y if CLKSRC_I8253 || CLKEVT_I8253 || I8253_LOCK
Ralf Baechle15f304b2011-06-01 19:04:59 +010017
Russell King442c8172011-05-08 14:06:52 +010018config CLKSRC_MMIO
19 bool
Jamie Iles06c3df42011-06-06 12:43:07 +010020
Baruch Siach9b8bb772015-01-26 20:35:18 +020021config DIGICOLOR_TIMER
22 bool
23
Jamie Iles06c3df42011-06-06 12:43:07 +010024config DW_APB_TIMER
25 bool
Mattias Wallin489bcce2011-05-27 10:30:12 +020026
Dinh Nguyencfda5902012-07-11 15:13:16 -050027config DW_APB_TIMER_OF
28 bool
Heiko Stuebner1b4eca02013-06-04 11:38:11 +020029 select DW_APB_TIMER
Heiko Stuebner10021482013-06-04 11:38:42 +020030 select CLKSRC_OF
Dinh Nguyencfda5902012-07-11 15:13:16 -050031
Daniel Lezcano468b8c42015-01-25 22:06:02 +010032config ROCKCHIP_TIMER
33 bool
34 select CLKSRC_OF
35
Gregory CLEMENT6fe9cbd2012-06-13 18:58:09 +020036config ARMADA_370_XP_TIMER
37 bool
Jean Pihet7b0dd722013-09-18 20:55:09 +020038 select CLKSRC_OF
Gregory CLEMENT6fe9cbd2012-06-13 18:58:09 +020039
Carlo Caionee4a6b372014-09-29 01:50:05 +020040config MESON6_TIMER
41 bool
Beniamino Galvani7b6b0a42014-11-18 16:41:20 +010042 select CLKSRC_MMIO
Carlo Caionee4a6b372014-09-29 01:50:05 +020043
Sebastian Hesselbarth0c1dcfd2013-06-11 08:38:50 +020044config ORION_TIMER
45 select CLKSRC_OF
46 select CLKSRC_MMIO
47 bool
48
Maxime Ripard119fd632013-03-24 11:49:25 +010049config SUN4I_TIMER
Maxime Ripard71c568c2013-10-14 21:07:46 +020050 select CLKSRC_MMIO
Maxime Ripardb2ac5d72012-11-12 15:07:50 +010051 bool
52
Maxime Ripard67905542013-11-07 12:01:48 +010053config SUN5I_HSTIMER
54 select CLKSRC_MMIO
55 bool
56
Thierry Reding910978e72014-07-07 15:26:30 +020057config TEGRA_TIMER
58 bool
59
Tony Priskff7ec342013-01-14 17:58:21 +130060config VT8500_TIMER
61 bool
62
Michal Simek4f0f2342013-03-20 10:46:01 +010063config CADENCE_TTC_TIMER
64 bool
65
Daniel Lezcanoa8b1b9f2015-02-23 19:54:16 +010066config ASM9260_TIMER
67 bool
68 select CLKSRC_MMIO
69 select CLKSRC_OF
70
Linus Walleij694e33a2012-10-18 14:01:25 +020071config CLKSRC_NOMADIK_MTU
72 bool
73 depends on (ARCH_NOMADIK || ARCH_U8500)
74 select CLKSRC_MMIO
75 help
76 Support for Multi Timer Unit. MTU provides access
77 to multiple interrupt generating programmable
78 32-bit free running decrementing counters.
79
80config CLKSRC_NOMADIK_MTU_SCHED_CLOCK
81 bool
82 depends on CLKSRC_NOMADIK_MTU
83 help
84 Use the Multi Timer Unit as the sched_clock.
85
Mattias Wallin489bcce2011-05-27 10:30:12 +020086config CLKSRC_DBX500_PRCMU
87 bool "Clocksource PRCMU Timer"
Linus Walleij29746f42012-04-13 13:16:31 +020088 depends on UX500_SOC_DB8500
Mattias Wallin489bcce2011-05-27 10:30:12 +020089 default y
90 help
91 Use the always on PRCMU Timer as clocksource
92
93config CLKSRC_DBX500_PRCMU_SCHED_CLOCK
94 bool "Clocksource PRCMU Timer sched_clock"
Linus Walleij694e33a2012-10-18 14:01:25 +020095 depends on (CLKSRC_DBX500_PRCMU && !CLKSRC_NOMADIK_MTU_SCHED_CLOCK)
Mattias Wallin489bcce2011-05-27 10:30:12 +020096 default y
97 help
98 Use the always on PRCMU Timer as sched_clock
Marc Zyngier985c0672012-03-05 11:49:30 +000099
Uwe Kleine-König9c9b7812013-10-03 21:56:29 +0200100config CLKSRC_EFM32
101 bool "Clocksource for Energy Micro's EFM32 SoCs" if !ARCH_EFM32
102 depends on OF && ARM && (ARCH_EFM32 || COMPILE_TEST)
Axel Lin09ca2752013-11-20 10:15:11 +0800103 select CLKSRC_MMIO
Uwe Kleine-König9c9b7812013-10-03 21:56:29 +0200104 default ARCH_EFM32
105 help
106 Support to use the timers of EFM32 SoCs as clock source and clock
107 event device.
108
Joachim Eastwood050dd322015-05-12 00:00:48 +0200109config CLKSRC_LPC32XX
110 bool
111 select CLKSRC_MMIO
112 select CLKSRC_OF
113
Mark Rutland8a4da6e2012-11-12 14:33:44 +0000114config ARM_ARCH_TIMER
115 bool
Rob Herring0583fe42013-04-10 18:27:51 -0500116 select CLKSRC_OF if OF
James Hogana2c5d4e2012-10-09 10:54:39 +0100117
Will Deacon037f6372013-08-23 15:32:29 +0100118config ARM_ARCH_TIMER_EVTSTREAM
119 bool "Support for ARM architected timer event stream generation"
120 default y if ARM_ARCH_TIMER
Stephen Boyd77f7ce92013-11-20 12:02:03 -0800121 depends on ARM_ARCH_TIMER
Will Deacon037f6372013-08-23 15:32:29 +0100122 help
123 This option enables support for event stream generation based on
124 the ARM architected timer. It is used for waking up CPUs executing
125 the wfe instruction at a frequency represented as a power-of-2
126 divisor of the clock rate.
127 The main use of the event stream is wfe-based timeouts of userspace
128 locking implementations. It might also be useful for imposing timeout
129 on wfe to safeguard against any programming errors in case an expected
130 event is not generated.
131 This must be disabled for hardware validation purposes to detect any
132 hardware anomalies of missing events.
133
Stuart Menefyc1b40e42013-06-26 12:48:38 +0100134config ARM_GLOBAL_TIMER
135 bool
136 select CLKSRC_OF if OF
137 help
138 This options enables support for the ARM global timer unit
139
140config CLKSRC_ARM_GLOBAL_TIMER_SCHED_CLOCK
141 bool
142 depends on ARM_GLOBAL_TIMER
143 default y
144 help
145 Use ARM global timer clock source as sched_clock
146
Maxime Ripardb052ff32014-09-02 18:12:35 +0200147config ATMEL_PIT
148 select CLKSRC_OF if OF
149 def_bool SOC_AT91SAM9 || SOC_SAMA5
150
Alexandre Bellonib53cdd02015-03-12 13:07:31 +0100151config ATMEL_ST
152 bool
153 select CLKSRC_OF
Alexandre Belloni7ab7ef72015-03-19 14:17:48 +0100154 select MFD_SYSCON
Alexandre Bellonib53cdd02015-03-12 13:07:31 +0100155
James Hogana2c5d4e2012-10-09 10:54:39 +0100156config CLKSRC_METAG_GENERIC
157 def_bool y if METAG
158 help
159 This option enables support for the Meta per-thread timers.
Thomas Abraham6938d75a2013-03-09 16:16:13 +0900160
161config CLKSRC_EXYNOS_MCT
162 def_bool y if ARCH_EXYNOS
Doug Anderson3252a642014-07-05 06:43:26 +0900163 depends on !ARM64
Thomas Abraham6938d75a2013-03-09 16:16:13 +0900164 help
165 Support for Multi Core Timer controller on Exynos SoCs.
Arnd Bergmann241a9872013-05-06 23:49:09 +0200166
Tomasz Figaf1189982013-04-20 23:22:13 +0200167config CLKSRC_SAMSUNG_PWM
Tomasz Figa77d84432013-04-23 17:46:23 +0200168 bool
Tomasz Figaf1189982013-04-20 23:22:13 +0200169 help
170 This is a new clocksource driver for the PWM timer found in
171 Samsung S3C, S5P and Exynos SoCs, replacing an earlier driver
172 for all devicetree enabled platforms. This driver will be
173 needed only on systems that do not have the Exynos MCT available.
Jingchang Luc1967242013-05-29 10:12:17 +0200174
Xiubo Li2529c3a2014-05-23 10:12:04 +0200175config FSL_FTM_TIMER
176 bool
177 help
178 Support for Freescale FlexTimer Module (FTM) timer.
179
Jingchang Luc1967242013-05-29 10:12:17 +0200180config VF_PIT_TIMER
181 bool
182 help
183 Support for Period Interrupt Timer on Freescale Vybrid Family SoCs.
Magnus Dammfd3f1272014-02-20 12:54:45 +0100184
185config SYS_SUPPORTS_SH_CMT
186 bool
187
Matthias Bruggerecb35302014-07-18 11:36:43 +0200188config MTK_TIMER
189 select CLKSRC_OF
190 select CLKSRC_MMIO
191 bool
192
Magnus Dammfd3f1272014-02-20 12:54:45 +0100193config SYS_SUPPORTS_SH_MTU2
194 bool
195
196config SYS_SUPPORTS_SH_TMU
197 bool
198
199config SYS_SUPPORTS_EM_STI
200 bool
201
202config SH_TIMER_CMT
203 bool "Renesas CMT timer driver" if COMPILE_TEST
Geert Uytterhoeven87291a92014-03-20 15:05:50 +0100204 depends on GENERIC_CLOCKEVENTS
Richard Weinberger11bc26f2015-03-26 10:27:06 +0100205 depends on HAS_IOMEM
Magnus Dammfd3f1272014-02-20 12:54:45 +0100206 default SYS_SUPPORTS_SH_CMT
207 help
208 This enables build of a clocksource and clockevent driver for
209 the Compare Match Timer (CMT) hardware available in 16/32/48-bit
210 variants on a wide range of Mobile and Automotive SoCs from Renesas.
211
212config SH_TIMER_MTU2
213 bool "Renesas MTU2 timer driver" if COMPILE_TEST
Geert Uytterhoeven87291a92014-03-20 15:05:50 +0100214 depends on GENERIC_CLOCKEVENTS
Richard Weinberger11bc26f2015-03-26 10:27:06 +0100215 depends on HAS_IOMEM
Magnus Dammfd3f1272014-02-20 12:54:45 +0100216 default SYS_SUPPORTS_SH_MTU2
217 help
218 This enables build of a clockevent driver for the Multi-Function
Kuninori Morimoto7e139182014-07-18 11:36:36 +0200219 Timer Pulse Unit 2 (MTU2) hardware available on SoCs from Renesas.
Magnus Dammfd3f1272014-02-20 12:54:45 +0100220 This hardware comes with 16 bit-timer registers.
221
222config SH_TIMER_TMU
223 bool "Renesas TMU timer driver" if COMPILE_TEST
Geert Uytterhoeven87291a92014-03-20 15:05:50 +0100224 depends on GENERIC_CLOCKEVENTS
Richard Weinberger11bc26f2015-03-26 10:27:06 +0100225 depends on HAS_IOMEM
Magnus Dammfd3f1272014-02-20 12:54:45 +0100226 default SYS_SUPPORTS_SH_TMU
227 help
228 This enables build of a clocksource and clockevent driver for
229 the 32-bit Timer Unit (TMU) hardware available on a wide range
230 SoCs from Renesas.
231
232config EM_TIMER_STI
233 bool "Renesas STI timer driver" if COMPILE_TEST
Chen Gang40c96312014-07-08 20:39:40 +0800234 depends on GENERIC_CLOCKEVENTS && HAS_IOMEM
Magnus Dammfd3f1272014-02-20 12:54:45 +0100235 default SYS_SUPPORTS_EM_STI
236 help
237 This enables build of a clocksource and clockevent driver for
238 the 48-bit System Timer (STI) hardware available on a SoCs
239 such as EMEV2 from former NEC Electronics.
Linus Torvaldsdfc25e42014-04-05 13:51:19 -0700240
Kumar Gala3f8e8ce2014-01-29 16:17:30 -0600241config CLKSRC_QCOM
242 bool
Pawel Moll220e2a82014-04-16 18:22:59 +0100243
244config CLKSRC_VERSATILE
245 bool "ARM Versatile (Express) reference platforms clock source"
Deng-Cheng Zhuff370152015-03-07 10:30:22 -0800246 depends on PLAT_VERSATILE && GENERIC_SCHED_CLOCK && !ARCH_USES_GETTIMEOFFSET
Pawel Moll220e2a82014-04-16 18:22:59 +0100247 select CLKSRC_OF
248 default y if MFD_VEXPRESS_SYSREG
249 help
250 This option enables clock source based on free running
251 counter available in the "System Registers" block of
252 ARM Versatile, RealView and Versatile Express reference
253 platforms.
Jean Delvare58394272014-06-16 11:48:45 +0200254
Andrew Brestickerfa5635a2014-10-20 12:03:58 -0700255config CLKSRC_MIPS_GIC
256 bool
257 depends on MIPS_GIC
Andrew Brestickere12aa822014-11-12 11:43:39 -0800258 select CLKSRC_OF
Andrew Brestickerfa5635a2014-10-20 12:03:58 -0700259
Dmitry Eremin-Solenikove074ff82014-12-21 16:07:09 +0100260config CLKSRC_PXA
261 def_bool y if ARCH_PXA || ARCH_SA1100
262 select CLKSRC_OF if USE_OF
263 help
264 This enables OST0 support available on PXA and SA-11x0
265 platforms.
Jean Delvare58394272014-06-16 11:48:45 +0200266endmenu