blob: 1e8cd74d18d59400beb178afdd4b8e31b5b6a98e [file] [log] [blame]
Ben Gamari20172632009-02-17 20:08:50 -05001/*
2 * Copyright © 2008 Intel Corporation
3 *
4 * Permission is hereby granted, free of charge, to any person obtaining a
5 * copy of this software and associated documentation files (the "Software"),
6 * to deal in the Software without restriction, including without limitation
7 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8 * and/or sell copies of the Software, and to permit persons to whom the
9 * Software is furnished to do so, subject to the following conditions:
10 *
11 * The above copyright notice and this permission notice (including the next
12 * paragraph) shall be included in all copies or substantial portions of the
13 * Software.
14 *
15 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
16 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
17 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
18 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
19 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
20 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
21 * IN THE SOFTWARE.
22 *
23 * Authors:
24 * Eric Anholt <eric@anholt.net>
25 * Keith Packard <keithp@keithp.com>
26 *
27 */
28
29#include <linux/seq_file.h>
Chris Wilsonf3cd4742009-10-13 22:20:20 +010030#include <linux/debugfs.h>
Tejun Heo5a0e3ad2010-03-24 17:04:11 +090031#include <linux/slab.h>
Ben Gamari20172632009-02-17 20:08:50 -050032#include "drmP.h"
33#include "drm.h"
Simon Farnsworth4e5359c2010-09-01 17:47:52 +010034#include "intel_drv.h"
Chris Wilsone5c65262010-11-01 11:35:28 +000035#include "intel_ringbuffer.h"
Ben Gamari20172632009-02-17 20:08:50 -050036#include "i915_drm.h"
37#include "i915_drv.h"
38
39#define DRM_I915_RING_DEBUG 1
40
41
42#if defined(CONFIG_DEBUG_FS)
43
Chris Wilsonf13d3f72010-09-20 17:36:15 +010044enum {
Chris Wilson69dc4982010-10-19 10:36:51 +010045 ACTIVE_LIST,
Chris Wilsonf13d3f72010-09-20 17:36:15 +010046 FLUSHING_LIST,
47 INACTIVE_LIST,
Chris Wilsond21d5972010-09-26 11:19:33 +010048 PINNED_LIST,
49 DEFERRED_FREE_LIST,
Chris Wilsonf13d3f72010-09-20 17:36:15 +010050};
Ben Gamari433e12f2009-02-17 20:08:51 -050051
Chris Wilson70d39fe2010-08-25 16:03:34 +010052static const char *yesno(int v)
53{
54 return v ? "yes" : "no";
55}
56
57static int i915_capabilities(struct seq_file *m, void *data)
58{
59 struct drm_info_node *node = (struct drm_info_node *) m->private;
60 struct drm_device *dev = node->minor->dev;
61 const struct intel_device_info *info = INTEL_INFO(dev);
62
63 seq_printf(m, "gen: %d\n", info->gen);
64#define B(x) seq_printf(m, #x ": %s\n", yesno(info->x))
65 B(is_mobile);
Chris Wilson70d39fe2010-08-25 16:03:34 +010066 B(is_i85x);
67 B(is_i915g);
Chris Wilson70d39fe2010-08-25 16:03:34 +010068 B(is_i945gm);
Chris Wilson70d39fe2010-08-25 16:03:34 +010069 B(is_g33);
70 B(need_gfx_hws);
71 B(is_g4x);
72 B(is_pineview);
73 B(is_broadwater);
74 B(is_crestline);
Chris Wilson70d39fe2010-08-25 16:03:34 +010075 B(has_fbc);
76 B(has_rc6);
77 B(has_pipe_cxsr);
78 B(has_hotplug);
79 B(cursor_needs_physical);
80 B(has_overlay);
81 B(overlay_needs_physical);
Chris Wilsona6c45cf2010-09-17 00:32:17 +010082 B(supports_tv);
Chris Wilson549f7362010-10-19 11:19:32 +010083 B(has_bsd_ring);
84 B(has_blt_ring);
Chris Wilson70d39fe2010-08-25 16:03:34 +010085#undef B
86
87 return 0;
88}
Ben Gamari433e12f2009-02-17 20:08:51 -050089
Chris Wilson05394f32010-11-08 19:18:58 +000090static const char *get_pin_flag(struct drm_i915_gem_object *obj)
Chris Wilsona6172a82009-02-11 14:26:38 +000091{
Chris Wilson05394f32010-11-08 19:18:58 +000092 if (obj->user_pin_count > 0)
Chris Wilsona6172a82009-02-11 14:26:38 +000093 return "P";
Chris Wilson05394f32010-11-08 19:18:58 +000094 else if (obj->pin_count > 0)
Chris Wilsona6172a82009-02-11 14:26:38 +000095 return "p";
96 else
97 return " ";
98}
99
Chris Wilson05394f32010-11-08 19:18:58 +0000100static const char *get_tiling_flag(struct drm_i915_gem_object *obj)
Chris Wilsona6172a82009-02-11 14:26:38 +0000101{
Chris Wilson05394f32010-11-08 19:18:58 +0000102 switch (obj->tiling_mode) {
Chris Wilsona6172a82009-02-11 14:26:38 +0000103 default:
104 case I915_TILING_NONE: return " ";
105 case I915_TILING_X: return "X";
106 case I915_TILING_Y: return "Y";
107 }
108}
109
Chris Wilson37811fc2010-08-25 22:45:57 +0100110static void
111describe_obj(struct seq_file *m, struct drm_i915_gem_object *obj)
112{
113 seq_printf(m, "%p: %s%s %8zd %08x %08x %d%s%s",
114 &obj->base,
115 get_pin_flag(obj),
116 get_tiling_flag(obj),
117 obj->base.size,
118 obj->base.read_domains,
119 obj->base.write_domain,
120 obj->last_rendering_seqno,
121 obj->dirty ? " dirty" : "",
122 obj->madv == I915_MADV_DONTNEED ? " purgeable" : "");
123 if (obj->base.name)
124 seq_printf(m, " (name: %d)", obj->base.name);
125 if (obj->fence_reg != I915_FENCE_REG_NONE)
126 seq_printf(m, " (fence: %d)", obj->fence_reg);
127 if (obj->gtt_space != NULL)
Chris Wilsona00b10c2010-09-24 21:15:47 +0100128 seq_printf(m, " (gtt offset: %08x, size: %08x)",
129 obj->gtt_offset, (unsigned int)obj->gtt_space->size);
Daniel Vetterfb7d5162010-10-01 22:05:20 +0200130 if (obj->pin_mappable || obj->fault_mappable)
131 seq_printf(m, " (mappable)");
Chris Wilson69dc4982010-10-19 10:36:51 +0100132 if (obj->ring != NULL)
133 seq_printf(m, " (%s)", obj->ring->name);
Chris Wilson37811fc2010-08-25 22:45:57 +0100134}
135
Ben Gamari433e12f2009-02-17 20:08:51 -0500136static int i915_gem_object_list_info(struct seq_file *m, void *data)
Ben Gamari20172632009-02-17 20:08:50 -0500137{
138 struct drm_info_node *node = (struct drm_info_node *) m->private;
Ben Gamari433e12f2009-02-17 20:08:51 -0500139 uintptr_t list = (uintptr_t) node->info_ent->data;
140 struct list_head *head;
Ben Gamari20172632009-02-17 20:08:50 -0500141 struct drm_device *dev = node->minor->dev;
142 drm_i915_private_t *dev_priv = dev->dev_private;
Chris Wilson05394f32010-11-08 19:18:58 +0000143 struct drm_i915_gem_object *obj;
Chris Wilson8f2480f2010-09-26 11:44:19 +0100144 size_t total_obj_size, total_gtt_size;
145 int count, ret;
Chris Wilsonde227ef2010-07-03 07:58:38 +0100146
147 ret = mutex_lock_interruptible(&dev->struct_mutex);
148 if (ret)
149 return ret;
Ben Gamari20172632009-02-17 20:08:50 -0500150
Ben Gamari433e12f2009-02-17 20:08:51 -0500151 switch (list) {
152 case ACTIVE_LIST:
153 seq_printf(m, "Active:\n");
Chris Wilson69dc4982010-10-19 10:36:51 +0100154 head = &dev_priv->mm.active_list;
Ben Gamari433e12f2009-02-17 20:08:51 -0500155 break;
156 case INACTIVE_LIST:
Ben Gamaria17458f2009-07-01 15:01:36 -0400157 seq_printf(m, "Inactive:\n");
Ben Gamari433e12f2009-02-17 20:08:51 -0500158 head = &dev_priv->mm.inactive_list;
159 break;
Chris Wilsonf13d3f72010-09-20 17:36:15 +0100160 case PINNED_LIST:
161 seq_printf(m, "Pinned:\n");
162 head = &dev_priv->mm.pinned_list;
163 break;
Ben Gamari433e12f2009-02-17 20:08:51 -0500164 case FLUSHING_LIST:
165 seq_printf(m, "Flushing:\n");
166 head = &dev_priv->mm.flushing_list;
167 break;
Chris Wilsond21d5972010-09-26 11:19:33 +0100168 case DEFERRED_FREE_LIST:
169 seq_printf(m, "Deferred free:\n");
170 head = &dev_priv->mm.deferred_free_list;
171 break;
Ben Gamari433e12f2009-02-17 20:08:51 -0500172 default:
Chris Wilsonde227ef2010-07-03 07:58:38 +0100173 mutex_unlock(&dev->struct_mutex);
174 return -EINVAL;
Ben Gamari433e12f2009-02-17 20:08:51 -0500175 }
176
Chris Wilson8f2480f2010-09-26 11:44:19 +0100177 total_obj_size = total_gtt_size = count = 0;
Chris Wilson05394f32010-11-08 19:18:58 +0000178 list_for_each_entry(obj, head, mm_list) {
Chris Wilson37811fc2010-08-25 22:45:57 +0100179 seq_printf(m, " ");
Chris Wilson05394f32010-11-08 19:18:58 +0000180 describe_obj(m, obj);
Eric Anholtf4ceda82009-02-17 23:53:41 -0800181 seq_printf(m, "\n");
Chris Wilson05394f32010-11-08 19:18:58 +0000182 total_obj_size += obj->base.size;
183 total_gtt_size += obj->gtt_space->size;
Chris Wilson8f2480f2010-09-26 11:44:19 +0100184 count++;
Ben Gamari20172632009-02-17 20:08:50 -0500185 }
Chris Wilsonde227ef2010-07-03 07:58:38 +0100186 mutex_unlock(&dev->struct_mutex);
Carl Worth5e118f42009-03-20 11:54:25 -0700187
Chris Wilson8f2480f2010-09-26 11:44:19 +0100188 seq_printf(m, "Total %d objects, %zu bytes, %zu GTT size\n",
189 count, total_obj_size, total_gtt_size);
Ben Gamari20172632009-02-17 20:08:50 -0500190 return 0;
191}
192
Chris Wilson73aa8082010-09-30 11:46:12 +0100193static int i915_gem_object_info(struct seq_file *m, void* data)
194{
195 struct drm_info_node *node = (struct drm_info_node *) m->private;
196 struct drm_device *dev = node->minor->dev;
197 struct drm_i915_private *dev_priv = dev->dev_private;
198 int ret;
199
200 ret = mutex_lock_interruptible(&dev->struct_mutex);
201 if (ret)
202 return ret;
203
204 seq_printf(m, "%u objects\n", dev_priv->mm.object_count);
205 seq_printf(m, "%zu object bytes\n", dev_priv->mm.object_memory);
206 seq_printf(m, "%u pinned\n", dev_priv->mm.pin_count);
207 seq_printf(m, "%zu pin bytes\n", dev_priv->mm.pin_memory);
Daniel Vetterfb7d5162010-10-01 22:05:20 +0200208 seq_printf(m, "%u mappable objects in gtt\n", dev_priv->mm.gtt_mappable_count);
209 seq_printf(m, "%zu mappable gtt bytes\n", dev_priv->mm.gtt_mappable_memory);
210 seq_printf(m, "%zu mappable gtt used bytes\n", dev_priv->mm.mappable_gtt_used);
211 seq_printf(m, "%zu mappable gtt total\n", dev_priv->mm.mappable_gtt_total);
Chris Wilson73aa8082010-09-30 11:46:12 +0100212 seq_printf(m, "%u objects in gtt\n", dev_priv->mm.gtt_count);
213 seq_printf(m, "%zu gtt bytes\n", dev_priv->mm.gtt_memory);
214 seq_printf(m, "%zu gtt total\n", dev_priv->mm.gtt_total);
215
216 mutex_unlock(&dev->struct_mutex);
217
218 return 0;
219}
220
221
Simon Farnsworth4e5359c2010-09-01 17:47:52 +0100222static int i915_gem_pageflip_info(struct seq_file *m, void *data)
223{
224 struct drm_info_node *node = (struct drm_info_node *) m->private;
225 struct drm_device *dev = node->minor->dev;
226 unsigned long flags;
227 struct intel_crtc *crtc;
228
229 list_for_each_entry(crtc, &dev->mode_config.crtc_list, base.head) {
230 const char *pipe = crtc->pipe ? "B" : "A";
231 const char *plane = crtc->plane ? "B" : "A";
232 struct intel_unpin_work *work;
233
234 spin_lock_irqsave(&dev->event_lock, flags);
235 work = crtc->unpin_work;
236 if (work == NULL) {
237 seq_printf(m, "No flip due on pipe %s (plane %s)\n",
238 pipe, plane);
239 } else {
240 if (!work->pending) {
241 seq_printf(m, "Flip queued on pipe %s (plane %s)\n",
242 pipe, plane);
243 } else {
244 seq_printf(m, "Flip pending (waiting for vsync) on pipe %s (plane %s)\n",
245 pipe, plane);
246 }
247 if (work->enable_stall_check)
248 seq_printf(m, "Stall check enabled, ");
249 else
250 seq_printf(m, "Stall check waiting for page flip ioctl, ");
251 seq_printf(m, "%d prepares\n", work->pending);
252
253 if (work->old_fb_obj) {
Chris Wilson05394f32010-11-08 19:18:58 +0000254 struct drm_i915_gem_object *obj = work->old_fb_obj;
255 if (obj)
256 seq_printf(m, "Old framebuffer gtt_offset 0x%08x\n", obj->gtt_offset);
Simon Farnsworth4e5359c2010-09-01 17:47:52 +0100257 }
258 if (work->pending_flip_obj) {
Chris Wilson05394f32010-11-08 19:18:58 +0000259 struct drm_i915_gem_object *obj = work->pending_flip_obj;
260 if (obj)
261 seq_printf(m, "New framebuffer gtt_offset 0x%08x\n", obj->gtt_offset);
Simon Farnsworth4e5359c2010-09-01 17:47:52 +0100262 }
263 }
264 spin_unlock_irqrestore(&dev->event_lock, flags);
265 }
266
267 return 0;
268}
269
Ben Gamari20172632009-02-17 20:08:50 -0500270static int i915_gem_request_info(struct seq_file *m, void *data)
271{
272 struct drm_info_node *node = (struct drm_info_node *) m->private;
273 struct drm_device *dev = node->minor->dev;
274 drm_i915_private_t *dev_priv = dev->dev_private;
275 struct drm_i915_gem_request *gem_request;
Chris Wilsonc2c347a92010-10-27 15:11:53 +0100276 int ret, count;
Chris Wilsonde227ef2010-07-03 07:58:38 +0100277
278 ret = mutex_lock_interruptible(&dev->struct_mutex);
279 if (ret)
280 return ret;
Ben Gamari20172632009-02-17 20:08:50 -0500281
Chris Wilsonc2c347a92010-10-27 15:11:53 +0100282 count = 0;
283 if (!list_empty(&dev_priv->render_ring.request_list)) {
284 seq_printf(m, "Render requests:\n");
285 list_for_each_entry(gem_request,
286 &dev_priv->render_ring.request_list,
287 list) {
288 seq_printf(m, " %d @ %d\n",
289 gem_request->seqno,
290 (int) (jiffies - gem_request->emitted_jiffies));
291 }
292 count++;
293 }
294 if (!list_empty(&dev_priv->bsd_ring.request_list)) {
295 seq_printf(m, "BSD requests:\n");
296 list_for_each_entry(gem_request,
297 &dev_priv->bsd_ring.request_list,
298 list) {
299 seq_printf(m, " %d @ %d\n",
300 gem_request->seqno,
301 (int) (jiffies - gem_request->emitted_jiffies));
302 }
303 count++;
304 }
305 if (!list_empty(&dev_priv->blt_ring.request_list)) {
306 seq_printf(m, "BLT requests:\n");
307 list_for_each_entry(gem_request,
308 &dev_priv->blt_ring.request_list,
309 list) {
310 seq_printf(m, " %d @ %d\n",
311 gem_request->seqno,
312 (int) (jiffies - gem_request->emitted_jiffies));
313 }
314 count++;
Ben Gamari20172632009-02-17 20:08:50 -0500315 }
Chris Wilsonde227ef2010-07-03 07:58:38 +0100316 mutex_unlock(&dev->struct_mutex);
317
Chris Wilsonc2c347a92010-10-27 15:11:53 +0100318 if (count == 0)
319 seq_printf(m, "No requests\n");
320
Ben Gamari20172632009-02-17 20:08:50 -0500321 return 0;
322}
323
Chris Wilsonb2223492010-10-27 15:27:33 +0100324static void i915_ring_seqno_info(struct seq_file *m,
325 struct intel_ring_buffer *ring)
326{
327 if (ring->get_seqno) {
328 seq_printf(m, "Current sequence (%s): %d\n",
329 ring->name, ring->get_seqno(ring));
330 seq_printf(m, "Waiter sequence (%s): %d\n",
331 ring->name, ring->waiting_seqno);
332 seq_printf(m, "IRQ sequence (%s): %d\n",
333 ring->name, ring->irq_seqno);
334 }
335}
336
Ben Gamari20172632009-02-17 20:08:50 -0500337static int i915_gem_seqno_info(struct seq_file *m, void *data)
338{
339 struct drm_info_node *node = (struct drm_info_node *) m->private;
340 struct drm_device *dev = node->minor->dev;
341 drm_i915_private_t *dev_priv = dev->dev_private;
Chris Wilsonde227ef2010-07-03 07:58:38 +0100342 int ret;
343
344 ret = mutex_lock_interruptible(&dev->struct_mutex);
345 if (ret)
346 return ret;
Ben Gamari20172632009-02-17 20:08:50 -0500347
Chris Wilsonb2223492010-10-27 15:27:33 +0100348 i915_ring_seqno_info(m, &dev_priv->render_ring);
349 i915_ring_seqno_info(m, &dev_priv->bsd_ring);
350 i915_ring_seqno_info(m, &dev_priv->blt_ring);
Chris Wilsonde227ef2010-07-03 07:58:38 +0100351
352 mutex_unlock(&dev->struct_mutex);
353
Ben Gamari20172632009-02-17 20:08:50 -0500354 return 0;
355}
356
357
358static int i915_interrupt_info(struct seq_file *m, void *data)
359{
360 struct drm_info_node *node = (struct drm_info_node *) m->private;
361 struct drm_device *dev = node->minor->dev;
362 drm_i915_private_t *dev_priv = dev->dev_private;
Chris Wilsonde227ef2010-07-03 07:58:38 +0100363 int ret;
364
365 ret = mutex_lock_interruptible(&dev->struct_mutex);
366 if (ret)
367 return ret;
Ben Gamari20172632009-02-17 20:08:50 -0500368
Eric Anholtbad720f2009-10-22 16:11:14 -0700369 if (!HAS_PCH_SPLIT(dev)) {
Zhenyu Wang5f6a1692009-08-10 21:37:24 +0800370 seq_printf(m, "Interrupt enable: %08x\n",
371 I915_READ(IER));
372 seq_printf(m, "Interrupt identity: %08x\n",
373 I915_READ(IIR));
374 seq_printf(m, "Interrupt mask: %08x\n",
375 I915_READ(IMR));
376 seq_printf(m, "Pipe A stat: %08x\n",
377 I915_READ(PIPEASTAT));
378 seq_printf(m, "Pipe B stat: %08x\n",
379 I915_READ(PIPEBSTAT));
380 } else {
381 seq_printf(m, "North Display Interrupt enable: %08x\n",
382 I915_READ(DEIER));
383 seq_printf(m, "North Display Interrupt identity: %08x\n",
384 I915_READ(DEIIR));
385 seq_printf(m, "North Display Interrupt mask: %08x\n",
386 I915_READ(DEIMR));
387 seq_printf(m, "South Display Interrupt enable: %08x\n",
388 I915_READ(SDEIER));
389 seq_printf(m, "South Display Interrupt identity: %08x\n",
390 I915_READ(SDEIIR));
391 seq_printf(m, "South Display Interrupt mask: %08x\n",
392 I915_READ(SDEIMR));
393 seq_printf(m, "Graphics Interrupt enable: %08x\n",
394 I915_READ(GTIER));
395 seq_printf(m, "Graphics Interrupt identity: %08x\n",
396 I915_READ(GTIIR));
397 seq_printf(m, "Graphics Interrupt mask: %08x\n",
398 I915_READ(GTIMR));
399 }
Ben Gamari20172632009-02-17 20:08:50 -0500400 seq_printf(m, "Interrupts received: %d\n",
401 atomic_read(&dev_priv->irq_received));
Chris Wilsonb2223492010-10-27 15:27:33 +0100402 i915_ring_seqno_info(m, &dev_priv->render_ring);
403 i915_ring_seqno_info(m, &dev_priv->bsd_ring);
404 i915_ring_seqno_info(m, &dev_priv->blt_ring);
Chris Wilsonde227ef2010-07-03 07:58:38 +0100405 mutex_unlock(&dev->struct_mutex);
406
Ben Gamari20172632009-02-17 20:08:50 -0500407 return 0;
408}
409
Chris Wilsona6172a82009-02-11 14:26:38 +0000410static int i915_gem_fence_regs_info(struct seq_file *m, void *data)
411{
412 struct drm_info_node *node = (struct drm_info_node *) m->private;
413 struct drm_device *dev = node->minor->dev;
414 drm_i915_private_t *dev_priv = dev->dev_private;
Chris Wilsonde227ef2010-07-03 07:58:38 +0100415 int i, ret;
416
417 ret = mutex_lock_interruptible(&dev->struct_mutex);
418 if (ret)
419 return ret;
Chris Wilsona6172a82009-02-11 14:26:38 +0000420
421 seq_printf(m, "Reserved fences = %d\n", dev_priv->fence_reg_start);
422 seq_printf(m, "Total fences = %d\n", dev_priv->num_fence_regs);
423 for (i = 0; i < dev_priv->num_fence_regs; i++) {
Chris Wilson05394f32010-11-08 19:18:58 +0000424 struct drm_i915_gem_object *obj = dev_priv->fence_regs[i].obj;
Chris Wilsona6172a82009-02-11 14:26:38 +0000425
Chris Wilsonc2c347a92010-10-27 15:11:53 +0100426 seq_printf(m, "Fenced object[%2d] = ", i);
427 if (obj == NULL)
428 seq_printf(m, "unused");
429 else
Chris Wilson05394f32010-11-08 19:18:58 +0000430 describe_obj(m, obj);
Chris Wilsonc2c347a92010-10-27 15:11:53 +0100431 seq_printf(m, "\n");
Chris Wilsona6172a82009-02-11 14:26:38 +0000432 }
433
Chris Wilson05394f32010-11-08 19:18:58 +0000434 mutex_unlock(&dev->struct_mutex);
Chris Wilsona6172a82009-02-11 14:26:38 +0000435 return 0;
436}
437
Ben Gamari20172632009-02-17 20:08:50 -0500438static int i915_hws_info(struct seq_file *m, void *data)
439{
440 struct drm_info_node *node = (struct drm_info_node *) m->private;
441 struct drm_device *dev = node->minor->dev;
442 drm_i915_private_t *dev_priv = dev->dev_private;
Chris Wilson4066c0a2010-10-29 21:00:54 +0100443 struct intel_ring_buffer *ring;
Ben Gamari20172632009-02-17 20:08:50 -0500444 volatile u32 *hws;
Chris Wilson4066c0a2010-10-29 21:00:54 +0100445 int i;
Ben Gamari20172632009-02-17 20:08:50 -0500446
Chris Wilson4066c0a2010-10-29 21:00:54 +0100447 switch ((uintptr_t)node->info_ent->data) {
Chris Wilsone5c65262010-11-01 11:35:28 +0000448 case RING_RENDER: ring = &dev_priv->render_ring; break;
449 case RING_BSD: ring = &dev_priv->bsd_ring; break;
450 case RING_BLT: ring = &dev_priv->blt_ring; break;
Chris Wilson4066c0a2010-10-29 21:00:54 +0100451 default: return -EINVAL;
452 }
453
454 hws = (volatile u32 *)ring->status_page.page_addr;
Ben Gamari20172632009-02-17 20:08:50 -0500455 if (hws == NULL)
456 return 0;
457
458 for (i = 0; i < 4096 / sizeof(u32) / 4; i += 4) {
459 seq_printf(m, "0x%08x: 0x%08x 0x%08x 0x%08x 0x%08x\n",
460 i * 4,
461 hws[i], hws[i + 1], hws[i + 2], hws[i + 3]);
462 }
463 return 0;
464}
465
Chris Wilson5cdf5882010-09-27 15:51:07 +0100466static void i915_dump_object(struct seq_file *m,
467 struct io_mapping *mapping,
Chris Wilson05394f32010-11-08 19:18:58 +0000468 struct drm_i915_gem_object *obj)
Ben Gamari6911a9b2009-04-02 11:24:54 -0700469{
Chris Wilson5cdf5882010-09-27 15:51:07 +0100470 int page, page_count, i;
Ben Gamari6911a9b2009-04-02 11:24:54 -0700471
Chris Wilson05394f32010-11-08 19:18:58 +0000472 page_count = obj->base.size / PAGE_SIZE;
Ben Gamari6911a9b2009-04-02 11:24:54 -0700473 for (page = 0; page < page_count; page++) {
Chris Wilson5cdf5882010-09-27 15:51:07 +0100474 u32 *mem = io_mapping_map_wc(mapping,
Chris Wilson05394f32010-11-08 19:18:58 +0000475 obj->gtt_offset + page * PAGE_SIZE);
Ben Gamari6911a9b2009-04-02 11:24:54 -0700476 for (i = 0; i < PAGE_SIZE; i += 4)
477 seq_printf(m, "%08x : %08x\n", i, mem[i / 4]);
Chris Wilson5cdf5882010-09-27 15:51:07 +0100478 io_mapping_unmap(mem);
Ben Gamari6911a9b2009-04-02 11:24:54 -0700479 }
480}
481
482static int i915_batchbuffer_info(struct seq_file *m, void *data)
483{
484 struct drm_info_node *node = (struct drm_info_node *) m->private;
485 struct drm_device *dev = node->minor->dev;
486 drm_i915_private_t *dev_priv = dev->dev_private;
Chris Wilson05394f32010-11-08 19:18:58 +0000487 struct drm_i915_gem_object *obj;
Ben Gamari6911a9b2009-04-02 11:24:54 -0700488 int ret;
489
Chris Wilsonde227ef2010-07-03 07:58:38 +0100490 ret = mutex_lock_interruptible(&dev->struct_mutex);
491 if (ret)
492 return ret;
Ben Gamari6911a9b2009-04-02 11:24:54 -0700493
Chris Wilson05394f32010-11-08 19:18:58 +0000494 list_for_each_entry(obj, &dev_priv->mm.active_list, mm_list) {
495 if (obj->base.read_domains & I915_GEM_DOMAIN_COMMAND) {
496 seq_printf(m, "--- gtt_offset = 0x%08x\n", obj->gtt_offset);
497 i915_dump_object(m, dev_priv->mm.gtt_mapping, obj);
Ben Gamari6911a9b2009-04-02 11:24:54 -0700498 }
499 }
500
Chris Wilsonde227ef2010-07-03 07:58:38 +0100501 mutex_unlock(&dev->struct_mutex);
Ben Gamari6911a9b2009-04-02 11:24:54 -0700502 return 0;
503}
504
505static int i915_ringbuffer_data(struct seq_file *m, void *data)
506{
507 struct drm_info_node *node = (struct drm_info_node *) m->private;
508 struct drm_device *dev = node->minor->dev;
509 drm_i915_private_t *dev_priv = dev->dev_private;
Chris Wilsonc2c347a92010-10-27 15:11:53 +0100510 struct intel_ring_buffer *ring;
Chris Wilsonde227ef2010-07-03 07:58:38 +0100511 int ret;
512
Chris Wilsonc2c347a92010-10-27 15:11:53 +0100513 switch ((uintptr_t)node->info_ent->data) {
Chris Wilsone5c65262010-11-01 11:35:28 +0000514 case RING_RENDER: ring = &dev_priv->render_ring; break;
515 case RING_BSD: ring = &dev_priv->bsd_ring; break;
516 case RING_BLT: ring = &dev_priv->blt_ring; break;
Chris Wilsonc2c347a92010-10-27 15:11:53 +0100517 default: return -EINVAL;
518 }
519
Chris Wilsonde227ef2010-07-03 07:58:38 +0100520 ret = mutex_lock_interruptible(&dev->struct_mutex);
521 if (ret)
522 return ret;
Ben Gamari6911a9b2009-04-02 11:24:54 -0700523
Chris Wilson05394f32010-11-08 19:18:58 +0000524 if (!ring->obj) {
Ben Gamari6911a9b2009-04-02 11:24:54 -0700525 seq_printf(m, "No ringbuffer setup\n");
Chris Wilsonde227ef2010-07-03 07:58:38 +0100526 } else {
Chris Wilsonc2c347a92010-10-27 15:11:53 +0100527 u8 *virt = ring->virtual_start;
Chris Wilsonde227ef2010-07-03 07:58:38 +0100528 uint32_t off;
Ben Gamari6911a9b2009-04-02 11:24:54 -0700529
Chris Wilsonc2c347a92010-10-27 15:11:53 +0100530 for (off = 0; off < ring->size; off += 4) {
Chris Wilsonde227ef2010-07-03 07:58:38 +0100531 uint32_t *ptr = (uint32_t *)(virt + off);
532 seq_printf(m, "%08x : %08x\n", off, *ptr);
533 }
Ben Gamari6911a9b2009-04-02 11:24:54 -0700534 }
Chris Wilsonde227ef2010-07-03 07:58:38 +0100535 mutex_unlock(&dev->struct_mutex);
Ben Gamari6911a9b2009-04-02 11:24:54 -0700536
537 return 0;
538}
539
540static int i915_ringbuffer_info(struct seq_file *m, void *data)
541{
542 struct drm_info_node *node = (struct drm_info_node *) m->private;
543 struct drm_device *dev = node->minor->dev;
544 drm_i915_private_t *dev_priv = dev->dev_private;
Chris Wilsonc2c347a92010-10-27 15:11:53 +0100545 struct intel_ring_buffer *ring;
Ben Gamari6911a9b2009-04-02 11:24:54 -0700546
Chris Wilsonc2c347a92010-10-27 15:11:53 +0100547 switch ((uintptr_t)node->info_ent->data) {
Chris Wilsone5c65262010-11-01 11:35:28 +0000548 case RING_RENDER: ring = &dev_priv->render_ring; break;
549 case RING_BSD: ring = &dev_priv->bsd_ring; break;
550 case RING_BLT: ring = &dev_priv->blt_ring; break;
Chris Wilsonc2c347a92010-10-27 15:11:53 +0100551 default: return -EINVAL;
552 }
Ben Gamari6911a9b2009-04-02 11:24:54 -0700553
Chris Wilsonc2c347a92010-10-27 15:11:53 +0100554 if (ring->size == 0)
555 return 0;
556
557 seq_printf(m, "Ring %s:\n", ring->name);
558 seq_printf(m, " Head : %08x\n", I915_READ_HEAD(ring) & HEAD_ADDR);
559 seq_printf(m, " Tail : %08x\n", I915_READ_TAIL(ring) & TAIL_ADDR);
560 seq_printf(m, " Size : %08x\n", ring->size);
561 seq_printf(m, " Active : %08x\n", intel_ring_get_active_head(ring));
562 seq_printf(m, " Control : %08x\n", I915_READ_CTL(ring));
563 seq_printf(m, " Start : %08x\n", I915_READ_START(ring));
Ben Gamari6911a9b2009-04-02 11:24:54 -0700564
565 return 0;
566}
567
Chris Wilsone5c65262010-11-01 11:35:28 +0000568static const char *ring_str(int ring)
569{
570 switch (ring) {
Chris Wilson36850922010-11-23 08:49:38 +0000571 case RING_RENDER: return " render";
572 case RING_BSD: return " bsd";
573 case RING_BLT: return " blt";
Chris Wilsone5c65262010-11-01 11:35:28 +0000574 default: return "";
575 }
576}
577
Chris Wilson9df30792010-02-18 10:24:56 +0000578static const char *pin_flag(int pinned)
579{
580 if (pinned > 0)
581 return " P";
582 else if (pinned < 0)
583 return " p";
584 else
585 return "";
586}
587
588static const char *tiling_flag(int tiling)
589{
590 switch (tiling) {
591 default:
592 case I915_TILING_NONE: return "";
593 case I915_TILING_X: return " X";
594 case I915_TILING_Y: return " Y";
595 }
596}
597
598static const char *dirty_flag(int dirty)
599{
600 return dirty ? " dirty" : "";
601}
602
603static const char *purgeable_flag(int purgeable)
604{
605 return purgeable ? " purgeable" : "";
606}
607
Chris Wilsonc724e8a2010-11-22 08:07:02 +0000608static void print_error_buffers(struct seq_file *m,
609 const char *name,
610 struct drm_i915_error_buffer *err,
611 int count)
612{
613 seq_printf(m, "%s [%d]:\n", name, count);
614
615 while (count--) {
616 seq_printf(m, " %08x %8zd %04x %04x %08x%s%s%s%s%s",
617 err->gtt_offset,
618 err->size,
619 err->read_domains,
620 err->write_domain,
621 err->seqno,
622 pin_flag(err->pinned),
623 tiling_flag(err->tiling),
624 dirty_flag(err->dirty),
625 purgeable_flag(err->purgeable),
626 ring_str(err->ring));
627
628 if (err->name)
629 seq_printf(m, " (name: %d)", err->name);
630 if (err->fence_reg != I915_FENCE_REG_NONE)
631 seq_printf(m, " (fence: %d)", err->fence_reg);
632
633 seq_printf(m, "\n");
634 err++;
635 }
636}
637
Jesse Barnes63eeaf32009-06-18 16:56:52 -0700638static int i915_error_state(struct seq_file *m, void *unused)
639{
640 struct drm_info_node *node = (struct drm_info_node *) m->private;
641 struct drm_device *dev = node->minor->dev;
642 drm_i915_private_t *dev_priv = dev->dev_private;
643 struct drm_i915_error_state *error;
644 unsigned long flags;
Chris Wilson9df30792010-02-18 10:24:56 +0000645 int i, page, offset, elt;
Jesse Barnes63eeaf32009-06-18 16:56:52 -0700646
647 spin_lock_irqsave(&dev_priv->error_lock, flags);
648 if (!dev_priv->first_error) {
649 seq_printf(m, "no error state collected\n");
650 goto out;
651 }
652
653 error = dev_priv->first_error;
654
Jesse Barnes8a905232009-07-11 16:48:03 -0400655 seq_printf(m, "Time: %ld s %ld us\n", error->time.tv_sec,
656 error->time.tv_usec);
Chris Wilson9df30792010-02-18 10:24:56 +0000657 seq_printf(m, "PCI ID: 0x%04x\n", dev->pci_device);
Chris Wilson1d8f38f2010-10-29 19:00:51 +0100658 seq_printf(m, "EIR: 0x%08x\n", error->eir);
659 seq_printf(m, "PGTBL_ER: 0x%08x\n", error->pgtbl_er);
Chris Wilsonf4068392010-10-27 20:36:41 +0100660 if (INTEL_INFO(dev)->gen >= 6) {
661 seq_printf(m, "ERROR: 0x%08x\n", error->error);
Chris Wilson1d8f38f2010-10-29 19:00:51 +0100662 seq_printf(m, "Blitter command stream:\n");
663 seq_printf(m, " ACTHD: 0x%08x\n", error->bcs_acthd);
Chris Wilson1d8f38f2010-10-29 19:00:51 +0100664 seq_printf(m, " IPEIR: 0x%08x\n", error->bcs_ipeir);
Chris Wilsone5c65262010-11-01 11:35:28 +0000665 seq_printf(m, " IPEHR: 0x%08x\n", error->bcs_ipehr);
Chris Wilson1d8f38f2010-10-29 19:00:51 +0100666 seq_printf(m, " INSTDONE: 0x%08x\n", error->bcs_instdone);
667 seq_printf(m, " seqno: 0x%08x\n", error->bcs_seqno);
Chris Wilsonadd354d2010-10-29 19:00:51 +0100668 seq_printf(m, "Video (BSD) command stream:\n");
669 seq_printf(m, " ACTHD: 0x%08x\n", error->vcs_acthd);
Chris Wilsonadd354d2010-10-29 19:00:51 +0100670 seq_printf(m, " IPEIR: 0x%08x\n", error->vcs_ipeir);
Chris Wilsone5c65262010-11-01 11:35:28 +0000671 seq_printf(m, " IPEHR: 0x%08x\n", error->vcs_ipehr);
Chris Wilsonadd354d2010-10-29 19:00:51 +0100672 seq_printf(m, " INSTDONE: 0x%08x\n", error->vcs_instdone);
673 seq_printf(m, " seqno: 0x%08x\n", error->vcs_seqno);
Chris Wilsonf4068392010-10-27 20:36:41 +0100674 }
Chris Wilson1d8f38f2010-10-29 19:00:51 +0100675 seq_printf(m, "Render command stream:\n");
676 seq_printf(m, " ACTHD: 0x%08x\n", error->acthd);
Jesse Barnes63eeaf32009-06-18 16:56:52 -0700677 seq_printf(m, " IPEIR: 0x%08x\n", error->ipeir);
678 seq_printf(m, " IPEHR: 0x%08x\n", error->ipehr);
679 seq_printf(m, " INSTDONE: 0x%08x\n", error->instdone);
Chris Wilsona6c45cf2010-09-17 00:32:17 +0100680 if (INTEL_INFO(dev)->gen >= 4) {
Jesse Barnes63eeaf32009-06-18 16:56:52 -0700681 seq_printf(m, " INSTDONE1: 0x%08x\n", error->instdone1);
Chris Wilson1d8f38f2010-10-29 19:00:51 +0100682 seq_printf(m, " INSTPS: 0x%08x\n", error->instps);
Jesse Barnes63eeaf32009-06-18 16:56:52 -0700683 }
Chris Wilson1d8f38f2010-10-29 19:00:51 +0100684 seq_printf(m, " INSTPM: 0x%08x\n", error->instpm);
685 seq_printf(m, " seqno: 0x%08x\n", error->seqno);
Chris Wilson9df30792010-02-18 10:24:56 +0000686
Chris Wilsonc724e8a2010-11-22 08:07:02 +0000687 if (error->active_bo)
688 print_error_buffers(m, "Active",
689 error->active_bo,
690 error->active_bo_count);
Chris Wilson9df30792010-02-18 10:24:56 +0000691
Chris Wilsonc724e8a2010-11-22 08:07:02 +0000692 if (error->pinned_bo)
693 print_error_buffers(m, "Pinned",
694 error->pinned_bo,
695 error->pinned_bo_count);
Chris Wilson9df30792010-02-18 10:24:56 +0000696
697 for (i = 0; i < ARRAY_SIZE(error->batchbuffer); i++) {
698 if (error->batchbuffer[i]) {
699 struct drm_i915_error_object *obj = error->batchbuffer[i];
700
701 seq_printf(m, "--- gtt_offset = 0x%08x\n", obj->gtt_offset);
702 offset = 0;
703 for (page = 0; page < obj->page_count; page++) {
704 for (elt = 0; elt < PAGE_SIZE/4; elt++) {
705 seq_printf(m, "%08x : %08x\n", offset, obj->pages[page][elt]);
706 offset += 4;
707 }
708 }
709 }
710 }
711
712 if (error->ringbuffer) {
713 struct drm_i915_error_object *obj = error->ringbuffer;
714
715 seq_printf(m, "--- ringbuffer = 0x%08x\n", obj->gtt_offset);
716 offset = 0;
717 for (page = 0; page < obj->page_count; page++) {
718 for (elt = 0; elt < PAGE_SIZE/4; elt++) {
719 seq_printf(m, "%08x : %08x\n", offset, obj->pages[page][elt]);
720 offset += 4;
721 }
722 }
723 }
Jesse Barnes63eeaf32009-06-18 16:56:52 -0700724
Chris Wilson6ef3d422010-08-04 20:26:07 +0100725 if (error->overlay)
726 intel_overlay_print_error_state(m, error->overlay);
727
Chris Wilsonc4a1d9e2010-11-21 13:12:35 +0000728 if (error->display)
729 intel_display_print_error_state(m, dev, error->display);
730
Jesse Barnes63eeaf32009-06-18 16:56:52 -0700731out:
732 spin_unlock_irqrestore(&dev_priv->error_lock, flags);
733
734 return 0;
735}
Ben Gamari6911a9b2009-04-02 11:24:54 -0700736
Jesse Barnesf97108d2010-01-29 11:27:07 -0800737static int i915_rstdby_delays(struct seq_file *m, void *unused)
738{
739 struct drm_info_node *node = (struct drm_info_node *) m->private;
740 struct drm_device *dev = node->minor->dev;
741 drm_i915_private_t *dev_priv = dev->dev_private;
742 u16 crstanddelay = I915_READ16(CRSTANDVID);
743
744 seq_printf(m, "w/ctx: %d, w/o ctx: %d\n", (crstanddelay >> 8) & 0x3f, (crstanddelay & 0x3f));
745
746 return 0;
747}
748
749static int i915_cur_delayinfo(struct seq_file *m, void *unused)
750{
751 struct drm_info_node *node = (struct drm_info_node *) m->private;
752 struct drm_device *dev = node->minor->dev;
753 drm_i915_private_t *dev_priv = dev->dev_private;
754 u16 rgvswctl = I915_READ16(MEMSWCTL);
Jesse Barnes7648fa92010-05-20 14:28:11 -0700755 u16 rgvstat = I915_READ16(MEMSTAT_ILK);
Jesse Barnesf97108d2010-01-29 11:27:07 -0800756
Jesse Barnes7648fa92010-05-20 14:28:11 -0700757 seq_printf(m, "Requested P-state: %d\n", (rgvswctl >> 8) & 0xf);
758 seq_printf(m, "Requested VID: %d\n", rgvswctl & 0x3f);
759 seq_printf(m, "Current VID: %d\n", (rgvstat & MEMSTAT_VID_MASK) >>
760 MEMSTAT_VID_SHIFT);
761 seq_printf(m, "Current P-state: %d\n",
762 (rgvstat & MEMSTAT_PSTATE_MASK) >> MEMSTAT_PSTATE_SHIFT);
Jesse Barnesf97108d2010-01-29 11:27:07 -0800763
764 return 0;
765}
766
767static int i915_delayfreq_table(struct seq_file *m, void *unused)
768{
769 struct drm_info_node *node = (struct drm_info_node *) m->private;
770 struct drm_device *dev = node->minor->dev;
771 drm_i915_private_t *dev_priv = dev->dev_private;
772 u32 delayfreq;
773 int i;
774
775 for (i = 0; i < 16; i++) {
776 delayfreq = I915_READ(PXVFREQ_BASE + i * 4);
Jesse Barnes7648fa92010-05-20 14:28:11 -0700777 seq_printf(m, "P%02dVIDFREQ: 0x%08x (VID: %d)\n", i, delayfreq,
778 (delayfreq & PXVFREQ_PX_MASK) >> PXVFREQ_PX_SHIFT);
Jesse Barnesf97108d2010-01-29 11:27:07 -0800779 }
780
781 return 0;
782}
783
784static inline int MAP_TO_MV(int map)
785{
786 return 1250 - (map * 25);
787}
788
789static int i915_inttoext_table(struct seq_file *m, void *unused)
790{
791 struct drm_info_node *node = (struct drm_info_node *) m->private;
792 struct drm_device *dev = node->minor->dev;
793 drm_i915_private_t *dev_priv = dev->dev_private;
794 u32 inttoext;
795 int i;
796
797 for (i = 1; i <= 32; i++) {
798 inttoext = I915_READ(INTTOEXT_BASE_ILK + i * 4);
799 seq_printf(m, "INTTOEXT%02d: 0x%08x\n", i, inttoext);
800 }
801
802 return 0;
803}
804
805static int i915_drpc_info(struct seq_file *m, void *unused)
806{
807 struct drm_info_node *node = (struct drm_info_node *) m->private;
808 struct drm_device *dev = node->minor->dev;
809 drm_i915_private_t *dev_priv = dev->dev_private;
810 u32 rgvmodectl = I915_READ(MEMMODECTL);
Jesse Barnes7648fa92010-05-20 14:28:11 -0700811 u32 rstdbyctl = I915_READ(MCHBAR_RENDER_STANDBY);
812 u16 crstandvid = I915_READ16(CRSTANDVID);
Jesse Barnesf97108d2010-01-29 11:27:07 -0800813
814 seq_printf(m, "HD boost: %s\n", (rgvmodectl & MEMMODE_BOOST_EN) ?
815 "yes" : "no");
816 seq_printf(m, "Boost freq: %d\n",
817 (rgvmodectl & MEMMODE_BOOST_FREQ_MASK) >>
818 MEMMODE_BOOST_FREQ_SHIFT);
819 seq_printf(m, "HW control enabled: %s\n",
820 rgvmodectl & MEMMODE_HWIDLE_EN ? "yes" : "no");
821 seq_printf(m, "SW control enabled: %s\n",
822 rgvmodectl & MEMMODE_SWMODE_EN ? "yes" : "no");
823 seq_printf(m, "Gated voltage change: %s\n",
824 rgvmodectl & MEMMODE_RCLK_GATE ? "yes" : "no");
825 seq_printf(m, "Starting frequency: P%d\n",
826 (rgvmodectl & MEMMODE_FSTART_MASK) >> MEMMODE_FSTART_SHIFT);
Jesse Barnes7648fa92010-05-20 14:28:11 -0700827 seq_printf(m, "Max P-state: P%d\n",
Jesse Barnesf97108d2010-01-29 11:27:07 -0800828 (rgvmodectl & MEMMODE_FMAX_MASK) >> MEMMODE_FMAX_SHIFT);
Jesse Barnes7648fa92010-05-20 14:28:11 -0700829 seq_printf(m, "Min P-state: P%d\n", (rgvmodectl & MEMMODE_FMIN_MASK));
830 seq_printf(m, "RS1 VID: %d\n", (crstandvid & 0x3f));
831 seq_printf(m, "RS2 VID: %d\n", ((crstandvid >> 8) & 0x3f));
832 seq_printf(m, "Render standby enabled: %s\n",
833 (rstdbyctl & RCX_SW_EXIT) ? "no" : "yes");
Jesse Barnesf97108d2010-01-29 11:27:07 -0800834
835 return 0;
836}
837
Jesse Barnesb5e50c32010-02-05 12:42:41 -0800838static int i915_fbc_status(struct seq_file *m, void *unused)
839{
840 struct drm_info_node *node = (struct drm_info_node *) m->private;
841 struct drm_device *dev = node->minor->dev;
Jesse Barnesb5e50c32010-02-05 12:42:41 -0800842 drm_i915_private_t *dev_priv = dev->dev_private;
Jesse Barnesb5e50c32010-02-05 12:42:41 -0800843
Adam Jacksonee5382a2010-04-23 11:17:39 -0400844 if (!I915_HAS_FBC(dev)) {
Jesse Barnesb5e50c32010-02-05 12:42:41 -0800845 seq_printf(m, "FBC unsupported on this chipset\n");
846 return 0;
847 }
848
Adam Jacksonee5382a2010-04-23 11:17:39 -0400849 if (intel_fbc_enabled(dev)) {
Jesse Barnesb5e50c32010-02-05 12:42:41 -0800850 seq_printf(m, "FBC enabled\n");
851 } else {
852 seq_printf(m, "FBC disabled: ");
853 switch (dev_priv->no_fbc_reason) {
Chris Wilsonbed4a672010-09-11 10:47:47 +0100854 case FBC_NO_OUTPUT:
855 seq_printf(m, "no outputs");
856 break;
Jesse Barnesb5e50c32010-02-05 12:42:41 -0800857 case FBC_STOLEN_TOO_SMALL:
858 seq_printf(m, "not enough stolen memory");
859 break;
860 case FBC_UNSUPPORTED_MODE:
861 seq_printf(m, "mode not supported");
862 break;
863 case FBC_MODE_TOO_LARGE:
864 seq_printf(m, "mode too large");
865 break;
866 case FBC_BAD_PLANE:
867 seq_printf(m, "FBC unsupported on plane");
868 break;
869 case FBC_NOT_TILED:
870 seq_printf(m, "scanout buffer not tiled");
871 break;
Jesse Barnes9c928d12010-07-23 15:20:00 -0700872 case FBC_MULTIPLE_PIPES:
873 seq_printf(m, "multiple pipes are enabled");
874 break;
Jesse Barnesb5e50c32010-02-05 12:42:41 -0800875 default:
876 seq_printf(m, "unknown reason");
877 }
878 seq_printf(m, "\n");
879 }
880 return 0;
881}
882
Jesse Barnes4a9bef32010-02-05 12:47:35 -0800883static int i915_sr_status(struct seq_file *m, void *unused)
884{
885 struct drm_info_node *node = (struct drm_info_node *) m->private;
886 struct drm_device *dev = node->minor->dev;
887 drm_i915_private_t *dev_priv = dev->dev_private;
888 bool sr_enabled = false;
889
Chris Wilsonf00a3dd2010-10-21 14:57:17 +0100890 if (IS_GEN5(dev))
Chris Wilson5ba2aaa2010-08-19 18:04:08 +0100891 sr_enabled = I915_READ(WM1_LP_ILK) & WM1_LP_SR_EN;
Chris Wilsona6c45cf2010-09-17 00:32:17 +0100892 else if (IS_CRESTLINE(dev) || IS_I945G(dev) || IS_I945GM(dev))
Jesse Barnes4a9bef32010-02-05 12:47:35 -0800893 sr_enabled = I915_READ(FW_BLC_SELF) & FW_BLC_SELF_EN;
894 else if (IS_I915GM(dev))
895 sr_enabled = I915_READ(INSTPM) & INSTPM_SELF_EN;
896 else if (IS_PINEVIEW(dev))
897 sr_enabled = I915_READ(DSPFW3) & PINEVIEW_SELF_REFRESH_EN;
898
Chris Wilson5ba2aaa2010-08-19 18:04:08 +0100899 seq_printf(m, "self-refresh: %s\n",
900 sr_enabled ? "enabled" : "disabled");
Jesse Barnes4a9bef32010-02-05 12:47:35 -0800901
902 return 0;
903}
904
Jesse Barnes7648fa92010-05-20 14:28:11 -0700905static int i915_emon_status(struct seq_file *m, void *unused)
906{
907 struct drm_info_node *node = (struct drm_info_node *) m->private;
908 struct drm_device *dev = node->minor->dev;
909 drm_i915_private_t *dev_priv = dev->dev_private;
910 unsigned long temp, chipset, gfx;
Chris Wilsonde227ef2010-07-03 07:58:38 +0100911 int ret;
912
913 ret = mutex_lock_interruptible(&dev->struct_mutex);
914 if (ret)
915 return ret;
Jesse Barnes7648fa92010-05-20 14:28:11 -0700916
917 temp = i915_mch_val(dev_priv);
918 chipset = i915_chipset_val(dev_priv);
919 gfx = i915_gfx_val(dev_priv);
Chris Wilsonde227ef2010-07-03 07:58:38 +0100920 mutex_unlock(&dev->struct_mutex);
Jesse Barnes7648fa92010-05-20 14:28:11 -0700921
922 seq_printf(m, "GMCH temp: %ld\n", temp);
923 seq_printf(m, "Chipset power: %ld\n", chipset);
924 seq_printf(m, "GFX power: %ld\n", gfx);
925 seq_printf(m, "Total power: %ld\n", chipset + gfx);
926
927 return 0;
928}
929
930static int i915_gfxec(struct seq_file *m, void *unused)
931{
932 struct drm_info_node *node = (struct drm_info_node *) m->private;
933 struct drm_device *dev = node->minor->dev;
934 drm_i915_private_t *dev_priv = dev->dev_private;
935
936 seq_printf(m, "GFXEC: %ld\n", (unsigned long)I915_READ(0x112f4));
937
938 return 0;
939}
940
Chris Wilson44834a62010-08-19 16:09:23 +0100941static int i915_opregion(struct seq_file *m, void *unused)
942{
943 struct drm_info_node *node = (struct drm_info_node *) m->private;
944 struct drm_device *dev = node->minor->dev;
945 drm_i915_private_t *dev_priv = dev->dev_private;
946 struct intel_opregion *opregion = &dev_priv->opregion;
947 int ret;
948
949 ret = mutex_lock_interruptible(&dev->struct_mutex);
950 if (ret)
951 return ret;
952
953 if (opregion->header)
954 seq_write(m, opregion->header, OPREGION_SIZE);
955
956 mutex_unlock(&dev->struct_mutex);
957
958 return 0;
959}
960
Chris Wilson37811fc2010-08-25 22:45:57 +0100961static int i915_gem_framebuffer_info(struct seq_file *m, void *data)
962{
963 struct drm_info_node *node = (struct drm_info_node *) m->private;
964 struct drm_device *dev = node->minor->dev;
965 drm_i915_private_t *dev_priv = dev->dev_private;
966 struct intel_fbdev *ifbdev;
967 struct intel_framebuffer *fb;
968 int ret;
969
970 ret = mutex_lock_interruptible(&dev->mode_config.mutex);
971 if (ret)
972 return ret;
973
974 ifbdev = dev_priv->fbdev;
975 fb = to_intel_framebuffer(ifbdev->helper.fb);
976
977 seq_printf(m, "fbcon size: %d x %d, depth %d, %d bpp, obj ",
978 fb->base.width,
979 fb->base.height,
980 fb->base.depth,
981 fb->base.bits_per_pixel);
Chris Wilson05394f32010-11-08 19:18:58 +0000982 describe_obj(m, fb->obj);
Chris Wilson37811fc2010-08-25 22:45:57 +0100983 seq_printf(m, "\n");
984
985 list_for_each_entry(fb, &dev->mode_config.fb_list, base.head) {
986 if (&fb->base == ifbdev->helper.fb)
987 continue;
988
989 seq_printf(m, "user size: %d x %d, depth %d, %d bpp, obj ",
990 fb->base.width,
991 fb->base.height,
992 fb->base.depth,
993 fb->base.bits_per_pixel);
Chris Wilson05394f32010-11-08 19:18:58 +0000994 describe_obj(m, fb->obj);
Chris Wilson37811fc2010-08-25 22:45:57 +0100995 seq_printf(m, "\n");
996 }
997
998 mutex_unlock(&dev->mode_config.mutex);
999
1000 return 0;
1001}
1002
Chris Wilsonf3cd4742009-10-13 22:20:20 +01001003static int
1004i915_wedged_open(struct inode *inode,
1005 struct file *filp)
1006{
1007 filp->private_data = inode->i_private;
1008 return 0;
1009}
1010
1011static ssize_t
1012i915_wedged_read(struct file *filp,
1013 char __user *ubuf,
1014 size_t max,
1015 loff_t *ppos)
1016{
1017 struct drm_device *dev = filp->private_data;
1018 drm_i915_private_t *dev_priv = dev->dev_private;
1019 char buf[80];
1020 int len;
1021
1022 len = snprintf(buf, sizeof (buf),
1023 "wedged : %d\n",
1024 atomic_read(&dev_priv->mm.wedged));
1025
Dan Carpenterf4433a82010-09-08 21:44:47 +02001026 if (len > sizeof (buf))
1027 len = sizeof (buf);
1028
Chris Wilsonf3cd4742009-10-13 22:20:20 +01001029 return simple_read_from_buffer(ubuf, max, ppos, buf, len);
1030}
1031
1032static ssize_t
1033i915_wedged_write(struct file *filp,
1034 const char __user *ubuf,
1035 size_t cnt,
1036 loff_t *ppos)
1037{
1038 struct drm_device *dev = filp->private_data;
Chris Wilsonf3cd4742009-10-13 22:20:20 +01001039 char buf[20];
1040 int val = 1;
1041
1042 if (cnt > 0) {
1043 if (cnt > sizeof (buf) - 1)
1044 return -EINVAL;
1045
1046 if (copy_from_user(buf, ubuf, cnt))
1047 return -EFAULT;
1048 buf[cnt] = 0;
1049
1050 val = simple_strtoul(buf, NULL, 0);
1051 }
1052
1053 DRM_INFO("Manually setting wedged to %d\n", val);
Chris Wilson527f9e92010-11-11 01:16:58 +00001054 i915_handle_error(dev, val);
Chris Wilsonf3cd4742009-10-13 22:20:20 +01001055
1056 return cnt;
1057}
1058
1059static const struct file_operations i915_wedged_fops = {
1060 .owner = THIS_MODULE,
1061 .open = i915_wedged_open,
1062 .read = i915_wedged_read,
1063 .write = i915_wedged_write,
Arnd Bergmann6038f372010-08-15 18:52:59 +02001064 .llseek = default_llseek,
Chris Wilsonf3cd4742009-10-13 22:20:20 +01001065};
1066
1067/* As the drm_debugfs_init() routines are called before dev->dev_private is
1068 * allocated we need to hook into the minor for release. */
1069static int
1070drm_add_fake_info_node(struct drm_minor *minor,
1071 struct dentry *ent,
1072 const void *key)
1073{
1074 struct drm_info_node *node;
1075
1076 node = kmalloc(sizeof(struct drm_info_node), GFP_KERNEL);
1077 if (node == NULL) {
1078 debugfs_remove(ent);
1079 return -ENOMEM;
1080 }
1081
1082 node->minor = minor;
1083 node->dent = ent;
1084 node->info_ent = (void *) key;
1085 list_add(&node->list, &minor->debugfs_nodes.list);
1086
1087 return 0;
1088}
1089
1090static int i915_wedged_create(struct dentry *root, struct drm_minor *minor)
1091{
1092 struct drm_device *dev = minor->dev;
1093 struct dentry *ent;
1094
1095 ent = debugfs_create_file("i915_wedged",
1096 S_IRUGO | S_IWUSR,
1097 root, dev,
1098 &i915_wedged_fops);
1099 if (IS_ERR(ent))
1100 return PTR_ERR(ent);
1101
1102 return drm_add_fake_info_node(minor, ent, &i915_wedged_fops);
1103}
Ben Gamari9e3a6d12009-07-01 22:26:53 -04001104
Ben Gamari27c202a2009-07-01 22:26:52 -04001105static struct drm_info_list i915_debugfs_list[] = {
Chris Wilson70d39fe2010-08-25 16:03:34 +01001106 {"i915_capabilities", i915_capabilities, 0, 0},
Chris Wilson73aa8082010-09-30 11:46:12 +01001107 {"i915_gem_objects", i915_gem_object_info, 0},
Ben Gamari433e12f2009-02-17 20:08:51 -05001108 {"i915_gem_active", i915_gem_object_list_info, 0, (void *) ACTIVE_LIST},
1109 {"i915_gem_flushing", i915_gem_object_list_info, 0, (void *) FLUSHING_LIST},
1110 {"i915_gem_inactive", i915_gem_object_list_info, 0, (void *) INACTIVE_LIST},
Chris Wilsonf13d3f72010-09-20 17:36:15 +01001111 {"i915_gem_pinned", i915_gem_object_list_info, 0, (void *) PINNED_LIST},
Chris Wilsond21d5972010-09-26 11:19:33 +01001112 {"i915_gem_deferred_free", i915_gem_object_list_info, 0, (void *) DEFERRED_FREE_LIST},
Simon Farnsworth4e5359c2010-09-01 17:47:52 +01001113 {"i915_gem_pageflip", i915_gem_pageflip_info, 0},
Ben Gamari20172632009-02-17 20:08:50 -05001114 {"i915_gem_request", i915_gem_request_info, 0},
1115 {"i915_gem_seqno", i915_gem_seqno_info, 0},
Chris Wilsona6172a82009-02-11 14:26:38 +00001116 {"i915_gem_fence_regs", i915_gem_fence_regs_info, 0},
Ben Gamari20172632009-02-17 20:08:50 -05001117 {"i915_gem_interrupt", i915_interrupt_info, 0},
Chris Wilsone5c65262010-11-01 11:35:28 +00001118 {"i915_gem_hws", i915_hws_info, 0, (void *)RING_RENDER},
1119 {"i915_gem_hws_blt", i915_hws_info, 0, (void *)RING_BLT},
1120 {"i915_gem_hws_bsd", i915_hws_info, 0, (void *)RING_BSD},
1121 {"i915_ringbuffer_data", i915_ringbuffer_data, 0, (void *)RING_RENDER},
1122 {"i915_ringbuffer_info", i915_ringbuffer_info, 0, (void *)RING_RENDER},
1123 {"i915_bsd_ringbuffer_data", i915_ringbuffer_data, 0, (void *)RING_BSD},
1124 {"i915_bsd_ringbuffer_info", i915_ringbuffer_info, 0, (void *)RING_BSD},
1125 {"i915_blt_ringbuffer_data", i915_ringbuffer_data, 0, (void *)RING_BLT},
1126 {"i915_blt_ringbuffer_info", i915_ringbuffer_info, 0, (void *)RING_BLT},
Ben Gamari6911a9b2009-04-02 11:24:54 -07001127 {"i915_batchbuffers", i915_batchbuffer_info, 0},
Jesse Barnes63eeaf32009-06-18 16:56:52 -07001128 {"i915_error_state", i915_error_state, 0},
Jesse Barnesf97108d2010-01-29 11:27:07 -08001129 {"i915_rstdby_delays", i915_rstdby_delays, 0},
1130 {"i915_cur_delayinfo", i915_cur_delayinfo, 0},
1131 {"i915_delayfreq_table", i915_delayfreq_table, 0},
1132 {"i915_inttoext_table", i915_inttoext_table, 0},
1133 {"i915_drpc_info", i915_drpc_info, 0},
Jesse Barnes7648fa92010-05-20 14:28:11 -07001134 {"i915_emon_status", i915_emon_status, 0},
1135 {"i915_gfxec", i915_gfxec, 0},
Jesse Barnesb5e50c32010-02-05 12:42:41 -08001136 {"i915_fbc_status", i915_fbc_status, 0},
Jesse Barnes4a9bef32010-02-05 12:47:35 -08001137 {"i915_sr_status", i915_sr_status, 0},
Chris Wilson44834a62010-08-19 16:09:23 +01001138 {"i915_opregion", i915_opregion, 0},
Chris Wilson37811fc2010-08-25 22:45:57 +01001139 {"i915_gem_framebuffer", i915_gem_framebuffer_info, 0},
Ben Gamari20172632009-02-17 20:08:50 -05001140};
Ben Gamari27c202a2009-07-01 22:26:52 -04001141#define I915_DEBUGFS_ENTRIES ARRAY_SIZE(i915_debugfs_list)
Ben Gamari20172632009-02-17 20:08:50 -05001142
Ben Gamari27c202a2009-07-01 22:26:52 -04001143int i915_debugfs_init(struct drm_minor *minor)
Ben Gamari20172632009-02-17 20:08:50 -05001144{
Chris Wilsonf3cd4742009-10-13 22:20:20 +01001145 int ret;
1146
1147 ret = i915_wedged_create(minor->debugfs_root, minor);
1148 if (ret)
1149 return ret;
1150
Ben Gamari27c202a2009-07-01 22:26:52 -04001151 return drm_debugfs_create_files(i915_debugfs_list,
1152 I915_DEBUGFS_ENTRIES,
Ben Gamari20172632009-02-17 20:08:50 -05001153 minor->debugfs_root, minor);
1154}
1155
Ben Gamari27c202a2009-07-01 22:26:52 -04001156void i915_debugfs_cleanup(struct drm_minor *minor)
Ben Gamari20172632009-02-17 20:08:50 -05001157{
Ben Gamari27c202a2009-07-01 22:26:52 -04001158 drm_debugfs_remove_files(i915_debugfs_list,
1159 I915_DEBUGFS_ENTRIES, minor);
Kristian Høgsberg33db6792009-11-11 12:19:16 -05001160 drm_debugfs_remove_files((struct drm_info_list *) &i915_wedged_fops,
1161 1, minor);
Ben Gamari20172632009-02-17 20:08:50 -05001162}
1163
1164#endif /* CONFIG_DEBUG_FS */