blob: a839ca93376b85ef7c8da5a5983b789a29b6c8e2 [file] [log] [blame]
Ohad Ben-Cohenab493a02011-06-02 02:48:05 +03001# IOMMU_API always gets selected by whoever wants it.
2config IOMMU_API
3 bool
Ohad Ben-Cohenb10f1272011-06-02 03:20:08 +03004
Joerg Roedel68255b62011-06-14 15:51:54 +02005menuconfig IOMMU_SUPPORT
6 bool "IOMMU Hardware Support"
7 default y
8 ---help---
9 Say Y here if you want to compile device drivers for IO Memory
10 Management Units into the kernel. These devices usually allow to
11 remap DMA requests and/or remap interrupts from other devices on the
12 system.
13
14if IOMMU_SUPPORT
15
Robin Murphy114150d2015-01-12 17:51:13 +000016config IOMMU_IOVA
17 bool
18
Hiroshi Doyu4e0ee782012-06-25 14:23:54 +030019config OF_IOMMU
20 def_bool y
Will Deacon7eba1d52014-08-27 16:20:32 +010021 depends on OF && IOMMU_API
Hiroshi Doyu4e0ee782012-06-25 14:23:54 +030022
Varun Sethi695093e2013-07-15 10:20:57 +053023config FSL_PAMU
24 bool "Freescale IOMMU support"
25 depends on PPC_E500MC
26 select IOMMU_API
27 select GENERIC_ALLOCATOR
28 help
29 Freescale PAMU support. PAMU is the IOMMU present on Freescale QorIQ platforms.
30 PAMU can authorize memory access, remap the memory address, and remap I/O
31 transaction types.
32
Ohad Ben-Cohenb10f1272011-06-02 03:20:08 +030033# MSM IOMMU support
34config MSM_IOMMU
35 bool "MSM IOMMU Support"
36 depends on ARCH_MSM8X60 || ARCH_MSM8960
37 select IOMMU_API
38 help
39 Support for the IOMMUs found on certain Qualcomm SOCs.
40 These IOMMUs allow virtualization of the address space used by most
41 cores within the multimedia subsystem.
42
43 If unsure, say N here.
44
45config IOMMU_PGTABLES_L2
46 def_bool y
47 depends on MSM_IOMMU && MMU && SMP && CPU_DCACHE_DISABLE=n
Ohad Ben-Cohen29b68412011-06-05 18:22:18 +030048
49# AMD IOMMU support
50config AMD_IOMMU
51 bool "AMD IOMMU support"
52 select SWIOTLB
53 select PCI_MSI
Joerg Roedel52815b72011-11-17 17:24:28 +010054 select PCI_ATS
55 select PCI_PRI
56 select PCI_PASID
Ohad Ben-Cohen29b68412011-06-05 18:22:18 +030057 select IOMMU_API
Thomas Petazzoni0dbc6072013-10-03 11:59:14 +020058 depends on X86_64 && PCI && ACPI
Ohad Ben-Cohen29b68412011-06-05 18:22:18 +030059 ---help---
60 With this option you can enable support for AMD IOMMU hardware in
61 your system. An IOMMU is a hardware component which provides
62 remapping of DMA memory accesses from devices. With an AMD IOMMU you
Masanari Iida59bf8962012-04-18 00:01:21 +090063 can isolate the DMA memory of different devices and protect the
Ohad Ben-Cohen29b68412011-06-05 18:22:18 +030064 system from misbehaving device drivers or hardware.
65
66 You can find out if your system has an AMD IOMMU if you look into
67 your BIOS for an option to enable it or if you have an IVRS ACPI
68 table.
69
70config AMD_IOMMU_STATS
71 bool "Export AMD IOMMU statistics to debugfs"
72 depends on AMD_IOMMU
73 select DEBUG_FS
74 ---help---
75 This option enables code in the AMD IOMMU driver to collect various
76 statistics about whats happening in the driver and exports that
77 information to userspace via debugfs.
78 If unsure, say N.
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +030079
Joerg Roedele3c495c2011-11-09 12:31:15 +010080config AMD_IOMMU_V2
Kees Cooka446e212013-01-16 18:53:39 -080081 tristate "AMD IOMMU Version 2 driver"
Borislav Petkove5cac322014-07-10 12:44:56 +020082 depends on AMD_IOMMU
Joerg Roedel8736b2c2011-11-24 16:21:52 +010083 select MMU_NOTIFIER
Joerg Roedele3c495c2011-11-09 12:31:15 +010084 ---help---
85 This option enables support for the AMD IOMMUv2 features of the IOMMU
86 hardware. Select this option if you want to use devices that support
Masanari Iida59bf8962012-04-18 00:01:21 +090087 the PCI PRI and PASID interface.
Joerg Roedele3c495c2011-11-09 12:31:15 +010088
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +030089# Intel IOMMU support
Suresh Siddhad3f13812011-08-23 17:05:25 -070090config DMAR_TABLE
91 bool
92
93config INTEL_IOMMU
94 bool "Support for Intel IOMMU using DMA Remapping Devices"
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +030095 depends on PCI_MSI && ACPI && (X86 || IA64_GENERIC)
96 select IOMMU_API
Robin Murphy114150d2015-01-12 17:51:13 +000097 select IOMMU_IOVA
Suresh Siddhad3f13812011-08-23 17:05:25 -070098 select DMAR_TABLE
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +030099 help
100 DMA remapping (DMAR) devices support enables independent address
101 translations for Direct Memory Access (DMA) from devices.
102 These DMA remapping devices are reported via ACPI tables
103 and include PCI device scope covered by these DMA
104 remapping devices.
105
Suresh Siddhad3f13812011-08-23 17:05:25 -0700106config INTEL_IOMMU_DEFAULT_ON
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300107 def_bool y
Suresh Siddhad3f13812011-08-23 17:05:25 -0700108 prompt "Enable Intel DMA Remapping Devices by default"
109 depends on INTEL_IOMMU
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300110 help
111 Selecting this option will enable a DMAR device at boot time if
112 one is found. If this option is not selected, DMAR support can
113 be enabled by passing intel_iommu=on to the kernel.
114
Suresh Siddhad3f13812011-08-23 17:05:25 -0700115config INTEL_IOMMU_BROKEN_GFX_WA
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300116 bool "Workaround broken graphics drivers (going away soon)"
Suresh Siddhad3f13812011-08-23 17:05:25 -0700117 depends on INTEL_IOMMU && BROKEN && X86
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300118 ---help---
119 Current Graphics drivers tend to use physical address
120 for DMA and avoid using DMA APIs. Setting this config
121 option permits the IOMMU driver to set a unity map for
122 all the OS-visible memory. Hence the driver can continue
123 to use physical addresses for DMA, at least until this
124 option is removed in the 2.6.32 kernel.
125
Suresh Siddhad3f13812011-08-23 17:05:25 -0700126config INTEL_IOMMU_FLOPPY_WA
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300127 def_bool y
Suresh Siddhad3f13812011-08-23 17:05:25 -0700128 depends on INTEL_IOMMU && X86
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300129 ---help---
130 Floppy disk drivers are known to bypass DMA API calls
131 thereby failing to work when IOMMU is enabled. This
132 workaround will setup a 1:1 mapping for the first
133 16MiB to make floppy (an ISA device) work.
134
Suresh Siddhad3f13812011-08-23 17:05:25 -0700135config IRQ_REMAP
Kees Cooka446e212013-01-16 18:53:39 -0800136 bool "Support for Interrupt Remapping"
137 depends on X86_64 && X86_IO_APIC && PCI_MSI && ACPI
Suresh Siddhad3f13812011-08-23 17:05:25 -0700138 select DMAR_TABLE
Ohad Ben-Cohen166e9272011-06-10 21:42:27 +0300139 ---help---
140 Supports Interrupt remapping for IO-APIC and MSI devices.
141 To use x2apic mode in the CPU's which support x2APIC enhancements or
142 to support platforms with CPU's having > 8 bit APIC ID, say Y.
Joerg Roedel68255b62011-06-14 15:51:54 +0200143
Ohad Ben-Cohenfcf3a6e2011-08-15 23:21:41 +0300144# OMAP IOMMU support
145config OMAP_IOMMU
146 bool "OMAP IOMMU Support"
Arnd Bergmannae191582013-03-05 23:16:48 +0100147 depends on ARCH_OMAP2PLUS
Ohad Ben-Cohenfcf3a6e2011-08-15 23:21:41 +0300148 select IOMMU_API
149
Ohad Ben-Cohenfcf3a6e2011-08-15 23:21:41 +0300150config OMAP_IOMMU_DEBUG
Suman Anna61c75352014-10-22 17:22:30 -0500151 bool "Export OMAP IOMMU internals in DebugFS"
152 depends on OMAP_IOMMU && DEBUG_FS
153 ---help---
154 Select this to see extensive information about
155 the internal state of OMAP IOMMU in debugfs.
Ohad Ben-Cohenfcf3a6e2011-08-15 23:21:41 +0300156
Suman Anna61c75352014-10-22 17:22:30 -0500157 Say N unless you know you need this.
Ohad Ben-Cohenfcf3a6e2011-08-15 23:21:41 +0300158
Daniel Kurtzc68a2922014-11-03 10:53:27 +0800159config ROCKCHIP_IOMMU
160 bool "Rockchip IOMMU Support"
Joerg Roedel11175882014-11-03 18:16:56 +0100161 depends on ARM
162 depends on ARCH_ROCKCHIP || COMPILE_TEST
Daniel Kurtzc68a2922014-11-03 10:53:27 +0800163 select IOMMU_API
164 select ARM_DMA_USE_IOMMU
165 help
166 Support for IOMMUs found on Rockchip rk32xx SOCs.
167 These IOMMUs allow virtualization of the address space used by most
168 cores within the multimedia subsystem.
169 Say Y here if you are using a Rockchip SoC that includes an IOMMU
170 device.
Ohad Ben-Cohenab493a02011-06-02 02:48:05 +0300171
Hiroshi DOYUd53e54b2011-11-16 17:36:37 +0200172config TEGRA_IOMMU_GART
173 bool "Tegra GART IOMMU Support"
174 depends on ARCH_TEGRA_2x_SOC
175 select IOMMU_API
176 help
177 Enables support for remapping discontiguous physical memory
178 shared with the operating system into contiguous I/O virtual
179 space through the GART (Graphics Address Relocation Table)
180 hardware included on Tegra SoCs.
181
Hiroshi DOYU7a31f6f2011-11-17 07:31:31 +0200182config TEGRA_IOMMU_SMMU
Thierry Reding89184652014-04-16 09:24:44 +0200183 bool "NVIDIA Tegra SMMU Support"
184 depends on ARCH_TEGRA
185 depends on TEGRA_AHB
186 depends on TEGRA_MC
Hiroshi DOYU7a31f6f2011-11-17 07:31:31 +0200187 select IOMMU_API
188 help
Thierry Reding89184652014-04-16 09:24:44 +0200189 This driver supports the IOMMU hardware (SMMU) found on NVIDIA Tegra
190 SoCs (Tegra30 up to Tegra124).
Hiroshi DOYU7a31f6f2011-11-17 07:31:31 +0200191
KyongHo Cho2a965362012-05-12 05:56:09 +0900192config EXYNOS_IOMMU
193 bool "Exynos IOMMU Support"
Mark Brown20911ce2014-12-15 15:54:42 +0000194 depends on ARCH_EXYNOS && ARM
KyongHo Cho2a965362012-05-12 05:56:09 +0900195 select IOMMU_API
Tushar Behera4802c1d2014-07-04 15:01:08 +0530196 select ARM_DMA_USE_IOMMU
KyongHo Cho2a965362012-05-12 05:56:09 +0900197 help
Sachin Kamat5455d702014-05-22 09:50:55 +0530198 Support for the IOMMU (System MMU) of Samsung Exynos application
199 processor family. This enables H/W multimedia accelerators to see
200 non-linear physical memory chunks as linear memory in their
201 address space.
KyongHo Cho2a965362012-05-12 05:56:09 +0900202
203 If unsure, say N here.
204
205config EXYNOS_IOMMU_DEBUG
206 bool "Debugging log for Exynos IOMMU"
207 depends on EXYNOS_IOMMU
208 help
209 Select this to see the detailed log message that shows what
Sachin Kamat5455d702014-05-22 09:50:55 +0530210 happens in the IOMMU driver.
KyongHo Cho2a965362012-05-12 05:56:09 +0900211
Sachin Kamat5455d702014-05-22 09:50:55 +0530212 Say N unless you need kernel log message for IOMMU debugging.
KyongHo Cho2a965362012-05-12 05:56:09 +0900213
Hideki EIRAKUc2c460f2013-01-21 19:54:26 +0900214config SHMOBILE_IPMMU
215 bool
216
217config SHMOBILE_IPMMU_TLB
218 bool
219
220config SHMOBILE_IOMMU
221 bool "IOMMU for Renesas IPMMU/IPMMUI"
222 default n
Linus Torvaldsf63c4822013-11-15 18:57:42 -0800223 depends on ARM
Paul Bolleb8354432014-02-08 22:21:54 +0100224 depends on ARCH_SHMOBILE || COMPILE_TEST
Hideki EIRAKUc2c460f2013-01-21 19:54:26 +0900225 select IOMMU_API
226 select ARM_DMA_USE_IOMMU
227 select SHMOBILE_IPMMU
228 select SHMOBILE_IPMMU_TLB
229 help
230 Support for Renesas IPMMU/IPMMUI. This option enables
231 remapping of DMA memory accesses from all of the IP blocks
232 on the ICB.
233
234 Warning: Drivers (including userspace drivers of UIO
235 devices) of the IP blocks on the ICB *must* use addresses
236 allocated from the IPMMU (iova) for DMA with this option
237 enabled.
238
239 If unsure, say N.
240
241choice
242 prompt "IPMMU/IPMMUI address space size"
243 default SHMOBILE_IOMMU_ADDRSIZE_2048MB
244 depends on SHMOBILE_IOMMU
245 help
246 This option sets IPMMU/IPMMUI address space size by
247 adjusting the 1st level page table size. The page table size
248 is calculated as follows:
249
250 page table size = number of page table entries * 4 bytes
251 number of page table entries = address space size / 1 MiB
252
253 For example, when the address space size is 2048 MiB, the
254 1st level page table size is 8192 bytes.
255
256 config SHMOBILE_IOMMU_ADDRSIZE_2048MB
257 bool "2 GiB"
258
259 config SHMOBILE_IOMMU_ADDRSIZE_1024MB
260 bool "1 GiB"
261
262 config SHMOBILE_IOMMU_ADDRSIZE_512MB
263 bool "512 MiB"
264
265 config SHMOBILE_IOMMU_ADDRSIZE_256MB
266 bool "256 MiB"
267
268 config SHMOBILE_IOMMU_ADDRSIZE_128MB
269 bool "128 MiB"
270
271 config SHMOBILE_IOMMU_ADDRSIZE_64MB
272 bool "64 MiB"
273
274 config SHMOBILE_IOMMU_ADDRSIZE_32MB
275 bool "32 MiB"
276
277endchoice
278
279config SHMOBILE_IOMMU_L1SIZE
280 int
281 default 8192 if SHMOBILE_IOMMU_ADDRSIZE_2048MB
282 default 4096 if SHMOBILE_IOMMU_ADDRSIZE_1024MB
283 default 2048 if SHMOBILE_IOMMU_ADDRSIZE_512MB
284 default 1024 if SHMOBILE_IOMMU_ADDRSIZE_256MB
285 default 512 if SHMOBILE_IOMMU_ADDRSIZE_128MB
286 default 256 if SHMOBILE_IOMMU_ADDRSIZE_64MB
287 default 128 if SHMOBILE_IOMMU_ADDRSIZE_32MB
288
Laurent Pinchartd25a2a12014-04-02 12:47:37 +0200289config IPMMU_VMSA
290 bool "Renesas VMSA-compatible IPMMU"
291 depends on ARM_LPAE
292 depends on ARCH_SHMOBILE || COMPILE_TEST
293 select IOMMU_API
294 select ARM_DMA_USE_IOMMU
295 help
296 Support for the Renesas VMSA-compatible IPMMU Renesas found in the
297 R-Mobile APE6 and R-Car H2/M2 SoCs.
298
299 If unsure, say N.
300
Alexey Kardashevskiy4e13c1a2013-05-21 13:33:09 +1000301config SPAPR_TCE_IOMMU
302 bool "sPAPR TCE IOMMU Support"
Alexey Kardashevskiy5b251992013-05-21 13:33:11 +1000303 depends on PPC_POWERNV || PPC_PSERIES
Alexey Kardashevskiy4e13c1a2013-05-21 13:33:09 +1000304 select IOMMU_API
305 help
306 Enables bits of IOMMU API required by VFIO. The iommu_ops
307 is not implemented as it is not necessary for VFIO.
308
Will Deacon45ae7cf2013-06-24 18:31:25 +0100309config ARM_SMMU
310 bool "ARM Ltd. System MMU (SMMU) Support"
311 depends on ARM64 || (ARM_LPAE && OF)
312 select IOMMU_API
313 select ARM_DMA_USE_IOMMU if ARM
314 help
315 Support for implementations of the ARM System MMU architecture
316 versions 1 and 2. The driver supports both v7l and v8l table
317 formats with 4k and 64k page sizes.
318
319 Say Y here if your SoC includes an IOMMU device implementing
320 the ARM SMMU architecture.
321
Ohad Ben-Cohenab493a02011-06-02 02:48:05 +0300322endif # IOMMU_SUPPORT