blob: 173ffa479ad3cb03eb6e6742663fafaccacf9d53 [file] [log] [blame]
Tomasz Figa15dfdfa2013-07-24 13:41:45 +09001/*
2 * Samsung's Exynos4412 based Trats 2 board device tree source
3 *
4 * Copyright (c) 2013 Samsung Electronics Co., Ltd.
5 * http://www.samsung.com
6 *
7 * Device tree source file for Samsung's Trats 2 board which is based on
8 * Samsung's Exynos4412 SoC.
9 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License version 2 as
12 * published by the Free Software Foundation.
13*/
14
15/dts-v1/;
16#include "exynos4412.dtsi"
Krzysztof Kozlowski7eec1262014-09-24 01:22:49 +090017#include <dt-bindings/gpio/gpio.h>
Krzysztof Kozlowskie8614292015-02-04 07:43:44 +090018#include <dt-bindings/interrupt-controller/irq.h>
Tomasz Figa15dfdfa2013-07-24 13:41:45 +090019
20/ {
21 model = "Samsung Trats 2 based on Exynos4412";
Sachin Kamat8bdb31b2014-03-21 02:17:22 +090022 compatible = "samsung,trats2", "samsung,exynos4412", "samsung,exynos4";
Tomasz Figa15dfdfa2013-07-24 13:41:45 +090023
Jacek Anaszewski9f1eaef2013-08-06 02:49:44 +090024 aliases {
Tomasz Stanislawski6af2ba92014-05-09 05:58:59 +090025 i2c9 = &i2c_ak8975;
Beomho Seo85cb4e02014-05-22 07:56:53 +090026 i2c10 = &i2c_cm36651;
Krzysztof Kozlowski7eec1262014-09-24 01:22:49 +090027 i2c11 = &i2c_max77693;
Krzysztof Kozlowskie8614292015-02-04 07:43:44 +090028 i2c12 = &i2c_max77693_fuel;
Jacek Anaszewski9f1eaef2013-08-06 02:49:44 +090029 };
30
Tomasz Figa15dfdfa2013-07-24 13:41:45 +090031 memory {
32 reg = <0x40000000 0x40000000>;
33 };
34
35 chosen {
36 bootargs = "console=ttySAC2,115200N8 root=/dev/mmcblk0p5 rootwait earlyprintk panic=5";
Tomasz Figa62d38092015-01-23 14:47:42 +010037 stdout-path = &serial_2;
Tomasz Figa15dfdfa2013-07-24 13:41:45 +090038 };
39
40 firmware@0204F000 {
41 compatible = "samsung,secure-firmware";
42 reg = <0x0204F000 0x1000>;
43 };
44
45 fixed-rate-clocks {
46 xxti {
47 compatible = "samsung,clock-xxti", "fixed-clock";
48 clock-frequency = <0>;
49 };
50
51 xusbxti {
52 compatible = "samsung,clock-xusbxti", "fixed-clock";
53 clock-frequency = <24000000>;
54 };
55 };
56
57 regulators {
58 compatible = "simple-bus";
59 #address-cells = <1>;
60 #size-cells = <0>;
61
Sylwester Nawrockib4fec642013-08-06 02:49:44 +090062 cam_io_reg: voltage-regulator-1 {
63 compatible = "regulator-fixed";
64 regulator-name = "CAM_SENSOR_A";
65 regulator-min-microvolt = <2800000>;
66 regulator-max-microvolt = <2800000>;
67 gpio = <&gpm0 2 0>;
68 enable-active-high;
69 };
70
Andrzej Hajda420ae842014-03-28 12:52:45 +010071 lcd_vdd3_reg: voltage-regulator-2 {
72 compatible = "regulator-fixed";
73 regulator-name = "LCD_VDD_2.2V";
74 regulator-min-microvolt = <2200000>;
75 regulator-max-microvolt = <2200000>;
76 gpio = <&gpc0 1 0>;
77 enable-active-high;
78 };
79
Sylwester Nawrocki4cb37862014-05-09 06:01:40 +090080 cam_af_reg: voltage-regulator-3 {
81 compatible = "regulator-fixed";
82 regulator-name = "CAM_AF";
83 regulator-min-microvolt = <2800000>;
84 regulator-max-microvolt = <2800000>;
85 gpio = <&gpm0 4 0>;
86 enable-active-high;
87 };
88
Beomho Seo85cb4e02014-05-22 07:56:53 +090089 ps_als_reg: voltage-regulator-5 {
90 compatible = "regulator-fixed";
91 regulator-name = "LED_A_3.0V";
92 regulator-min-microvolt = <3000000>;
93 regulator-max-microvolt = <3000000>;
94 gpio = <&gpj0 5 0>;
95 enable-active-high;
96 };
Tomasz Figa15dfdfa2013-07-24 13:41:45 +090097 };
98
99 gpio-keys {
100 compatible = "gpio-keys";
101
102 key-down {
Beomho Seo172ff6c2014-05-22 07:57:39 +0900103 gpios = <&gpx3 3 1>;
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900104 linux,code = <114>;
105 label = "volume down";
106 debounce-interval = <10>;
107 };
108
109 key-up {
Beomho Seo172ff6c2014-05-22 07:57:39 +0900110 gpios = <&gpx2 2 1>;
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900111 linux,code = <115>;
112 label = "volume up";
113 debounce-interval = <10>;
114 };
115
116 key-power {
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900117 gpios = <&gpx2 7 1>;
118 linux,code = <116>;
119 label = "power";
120 debounce-interval = <10>;
121 gpio-key,wakeup;
122 };
Beomho Seo172ff6c2014-05-22 07:57:39 +0900123
124 key-ok {
125 gpios = <&gpx0 1 1>;
126 linux,code = <139>;
127 label = "ok";
128 debounce-inteval = <10>;
129 gpio-key,wakeup;
130 };
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900131 };
132
Chanwoo Choi4f423782014-03-18 06:25:59 +0900133 adc: adc@126C0000 {
134 vdd-supply = <&ldo3_reg>;
135 status = "okay";
136 };
137
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900138 i2c@13890000 {
139 samsung,i2c-sda-delay = <100>;
140 samsung,i2c-slave-addr = <0x10>;
141 samsung,i2c-max-bus-freq = <400000>;
142 pinctrl-0 = <&i2c3_bus>;
143 pinctrl-names = "default";
144 status = "okay";
145
146 mms114-touchscreen@48 {
147 compatible = "melfas,mms114";
148 reg = <0x48>;
149 interrupt-parent = <&gpm2>;
150 interrupts = <3 2>;
151 x-size = <720>;
152 y-size = <1280>;
153 avdd-supply = <&ldo23_reg>;
154 vdd-supply = <&ldo24_reg>;
155 };
156 };
157
Sylwester Nawrocki4cb37862014-05-09 06:01:40 +0900158 i2c_0: i2c@13860000 {
159 samsung,i2c-sda-delay = <100>;
160 samsung,i2c-slave-addr = <0x10>;
161 samsung,i2c-max-bus-freq = <400000>;
162 pinctrl-0 = <&i2c0_bus>;
163 pinctrl-names = "default";
164 status = "okay";
165
166 s5c73m3@3c {
167 compatible = "samsung,s5c73m3";
168 reg = <0x3c>;
169 standby-gpios = <&gpm0 1 1>; /* ISP_STANDBY */
170 xshutdown-gpios = <&gpf1 3 1>; /* ISP_RESET */
171 vdd-int-supply = <&buck9_reg>;
172 vddio-cis-supply = <&ldo9_reg>;
173 vdda-supply = <&ldo17_reg>;
174 vddio-host-supply = <&ldo18_reg>;
175 vdd-af-supply = <&cam_af_reg>;
176 vdd-reg-supply = <&cam_io_reg>;
177 clock-frequency = <24000000>;
178 /* CAM_A_CLKOUT */
179 clocks = <&camera 0>;
180 clock-names = "cis_extclk";
181 port {
182 s5c73m3_ep: endpoint {
183 remote-endpoint = <&csis0_ep>;
184 data-lanes = <1 2 3 4>;
185 };
186 };
187 };
188 };
189
Inha Song440e5ae2015-02-04 07:51:38 +0900190 i2c@138A0000 {
191 samsung,i2c-sda-delay = <100>;
192 samsung,i2c-slave-addr = <0x10>;
193 samsung,i2c-max-bus-freq = <100000>;
194 pinctrl-0 = <&i2c4_bus>;
195 pinctrl-names = "default";
196 status = "okay";
197
198 wm1811: wm1811@1a {
199 compatible = "wlf,wm1811";
200 reg = <0x1a>;
201 clocks = <&pmu_system_controller 0>;
202 clock-names = "MCLK1";
203 DCVDD-supply = <&ldo3_reg>;
204 DBVDD1-supply = <&ldo3_reg>;
205 wlf,ldo1ena = <&gpj0 4 0>;
206 };
207 };
208
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900209 i2c@138D0000 {
210 samsung,i2c-sda-delay = <100>;
211 samsung,i2c-slave-addr = <0x10>;
212 samsung,i2c-max-bus-freq = <100000>;
213 pinctrl-0 = <&i2c7_bus>;
214 pinctrl-names = "default";
215 status = "okay";
216
217 max77686_pmic@09 {
218 compatible = "maxim,max77686";
219 interrupt-parent = <&gpx0>;
220 interrupts = <7 0>;
221 reg = <0x09>;
Tomasz Figaada12c42013-12-12 17:07:21 +0100222 #clock-cells = <1>;
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900223
224 voltage-regulators {
225 ldo1_reg: ldo1 {
226 regulator-compatible = "LDO1";
227 regulator-name = "VALIVE_1.0V_AP";
228 regulator-min-microvolt = <1000000>;
229 regulator-max-microvolt = <1000000>;
230 regulator-always-on;
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900231 };
232
233 ldo2_reg: ldo2 {
234 regulator-compatible = "LDO2";
235 regulator-name = "VM1M2_1.2V_AP";
236 regulator-min-microvolt = <1200000>;
237 regulator-max-microvolt = <1200000>;
238 regulator-always-on;
Krzysztof Kozlowski4a235f62015-02-04 07:43:49 +0900239 regulator-state-mem {
240 regulator-on-in-suspend;
241 };
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900242 };
243
244 ldo3_reg: ldo3 {
245 regulator-compatible = "LDO3";
246 regulator-name = "VCC_1.8V_AP";
247 regulator-min-microvolt = <1800000>;
248 regulator-max-microvolt = <1800000>;
249 regulator-always-on;
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900250 };
251
252 ldo4_reg: ldo4 {
253 regulator-compatible = "LDO4";
254 regulator-name = "VCC_2.8V_AP";
255 regulator-min-microvolt = <2800000>;
256 regulator-max-microvolt = <2800000>;
257 regulator-always-on;
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900258 };
259
260 ldo5_reg: ldo5 {
261 regulator-compatible = "LDO5";
262 regulator-name = "VCC_1.8V_IO";
263 regulator-min-microvolt = <1800000>;
264 regulator-max-microvolt = <1800000>;
265 regulator-always-on;
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900266 };
267
268 ldo6_reg: ldo6 {
269 regulator-compatible = "LDO6";
270 regulator-name = "VMPLL_1.0V_AP";
271 regulator-min-microvolt = <1000000>;
272 regulator-max-microvolt = <1000000>;
273 regulator-always-on;
Krzysztof Kozlowski4a235f62015-02-04 07:43:49 +0900274 regulator-state-mem {
275 regulator-on-in-suspend;
276 };
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900277 };
278
279 ldo7_reg: ldo7 {
280 regulator-compatible = "LDO7";
281 regulator-name = "VPLL_1.0V_AP";
282 regulator-min-microvolt = <1000000>;
283 regulator-max-microvolt = <1000000>;
284 regulator-always-on;
Krzysztof Kozlowski4a235f62015-02-04 07:43:49 +0900285 regulator-state-mem {
286 regulator-on-in-suspend;
287 };
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900288 };
289
290 ldo8_reg: ldo8 {
291 regulator-compatible = "LDO8";
292 regulator-name = "VMIPI_1.0V";
293 regulator-min-microvolt = <1000000>;
294 regulator-max-microvolt = <1000000>;
Krzysztof Kozlowski4a235f62015-02-04 07:43:49 +0900295 regulator-state-mem {
296 regulator-off-in-suspend;
297 };
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900298 };
299
300 ldo9_reg: ldo9 {
301 regulator-compatible = "LDO9";
302 regulator-name = "CAM_ISP_MIPI_1.2V";
303 regulator-min-microvolt = <1200000>;
304 regulator-max-microvolt = <1200000>;
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900305 };
306
307 ldo10_reg: ldo10 {
308 regulator-compatible = "LDO10";
309 regulator-name = "VMIPI_1.8V";
310 regulator-min-microvolt = <1800000>;
311 regulator-max-microvolt = <1800000>;
Krzysztof Kozlowski4a235f62015-02-04 07:43:49 +0900312 regulator-state-mem {
313 regulator-off-in-suspend;
314 };
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900315 };
316
317 ldo11_reg: ldo11 {
318 regulator-compatible = "LDO11";
319 regulator-name = "VABB1_1.95V";
320 regulator-min-microvolt = <1950000>;
321 regulator-max-microvolt = <1950000>;
322 regulator-always-on;
Krzysztof Kozlowski4a235f62015-02-04 07:43:49 +0900323 regulator-state-mem {
324 regulator-off-in-suspend;
325 };
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900326 };
327
328 ldo12_reg: ldo12 {
329 regulator-compatible = "LDO12";
330 regulator-name = "VUOTG_3.0V";
331 regulator-min-microvolt = <3000000>;
332 regulator-max-microvolt = <3000000>;
Krzysztof Kozlowski4a235f62015-02-04 07:43:49 +0900333 regulator-state-mem {
334 regulator-off-in-suspend;
335 };
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900336 };
337
338 ldo13_reg: ldo13 {
339 regulator-compatible = "LDO13";
340 regulator-name = "NFC_AVDD_1.8V";
341 regulator-min-microvolt = <1800000>;
342 regulator-max-microvolt = <1800000>;
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900343 };
344
345 ldo14_reg: ldo14 {
346 regulator-compatible = "LDO14";
347 regulator-name = "VABB2_1.95V";
348 regulator-min-microvolt = <1950000>;
349 regulator-max-microvolt = <1950000>;
350 regulator-always-on;
Krzysztof Kozlowski4a235f62015-02-04 07:43:49 +0900351 regulator-state-mem {
352 regulator-off-in-suspend;
353 };
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900354 };
355
356 ldo15_reg: ldo15 {
357 regulator-compatible = "LDO15";
358 regulator-name = "VHSIC_1.0V";
359 regulator-min-microvolt = <1000000>;
360 regulator-max-microvolt = <1000000>;
Krzysztof Kozlowski4a235f62015-02-04 07:43:49 +0900361 regulator-state-mem {
362 regulator-on-in-suspend;
363 };
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900364 };
365
366 ldo16_reg: ldo16 {
367 regulator-compatible = "LDO16";
368 regulator-name = "VHSIC_1.8V";
369 regulator-min-microvolt = <1800000>;
370 regulator-max-microvolt = <1800000>;
Krzysztof Kozlowski4a235f62015-02-04 07:43:49 +0900371 regulator-state-mem {
372 regulator-on-in-suspend;
373 };
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900374 };
375
376 ldo17_reg: ldo17 {
377 regulator-compatible = "LDO17";
378 regulator-name = "CAM_SENSOR_CORE_1.2V";
379 regulator-min-microvolt = <1200000>;
380 regulator-max-microvolt = <1200000>;
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900381 };
382
383 ldo18_reg: ldo18 {
384 regulator-compatible = "LDO18";
385 regulator-name = "CAM_ISP_SEN_IO_1.8V";
386 regulator-min-microvolt = <1800000>;
387 regulator-max-microvolt = <1800000>;
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900388 };
389
390 ldo19_reg: ldo19 {
391 regulator-compatible = "LDO19";
392 regulator-name = "VT_CAM_1.8V";
393 regulator-min-microvolt = <1800000>;
394 regulator-max-microvolt = <1800000>;
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900395 };
396
397 ldo20_reg: ldo20 {
398 regulator-compatible = "LDO20";
399 regulator-name = "VDDQ_PRE_1.8V";
400 regulator-min-microvolt = <1800000>;
401 regulator-max-microvolt = <1800000>;
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900402 };
403
404 ldo21_reg: ldo21 {
405 regulator-compatible = "LDO21";
406 regulator-name = "VTF_2.8V";
407 regulator-min-microvolt = <2800000>;
408 regulator-max-microvolt = <2800000>;
Krzysztof Kozlowskifaf9a3e2015-02-04 07:43:54 +0900409 maxim,ena-gpios = <&gpy2 0 GPIO_ACTIVE_HIGH>;
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900410 };
411
412 ldo22_reg: ldo22 {
413 regulator-compatible = "LDO22";
414 regulator-name = "VMEM_VDD_2.8V";
415 regulator-min-microvolt = <2800000>;
416 regulator-max-microvolt = <2800000>;
Krzysztof Kozlowskifaf9a3e2015-02-04 07:43:54 +0900417 maxim,ena-gpios = <&gpk0 2 GPIO_ACTIVE_HIGH>;
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900418 };
419
420 ldo23_reg: ldo23 {
421 regulator-compatible = "LDO23";
422 regulator-name = "TSP_AVDD_3.3V";
423 regulator-min-microvolt = <3300000>;
424 regulator-max-microvolt = <3300000>;
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900425 };
426
427 ldo24_reg: ldo24 {
428 regulator-compatible = "LDO24";
429 regulator-name = "TSP_VDD_1.8V";
430 regulator-min-microvolt = <1800000>;
431 regulator-max-microvolt = <1800000>;
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900432 };
433
434 ldo25_reg: ldo25 {
435 regulator-compatible = "LDO25";
436 regulator-name = "LCD_VCC_3.3V";
437 regulator-min-microvolt = <2800000>;
438 regulator-max-microvolt = <2800000>;
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900439 };
440
441 ldo26_reg: ldo26 {
442 regulator-compatible = "LDO26";
443 regulator-name = "MOTOR_VCC_3.0V";
444 regulator-min-microvolt = <3000000>;
445 regulator-max-microvolt = <3000000>;
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900446 };
447
448 buck1_reg: buck1 {
449 regulator-compatible = "BUCK1";
450 regulator-name = "vdd_mif";
451 regulator-min-microvolt = <850000>;
452 regulator-max-microvolt = <1100000>;
453 regulator-always-on;
454 regulator-boot-on;
Krzysztof Kozlowski4a235f62015-02-04 07:43:49 +0900455 regulator-state-mem {
456 regulator-off-in-suspend;
457 };
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900458 };
459
460 buck2_reg: buck2 {
461 regulator-compatible = "BUCK2";
462 regulator-name = "vdd_arm";
463 regulator-min-microvolt = <850000>;
464 regulator-max-microvolt = <1500000>;
465 regulator-always-on;
466 regulator-boot-on;
Krzysztof Kozlowski4a235f62015-02-04 07:43:49 +0900467 regulator-state-mem {
468 regulator-on-in-suspend;
469 };
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900470 };
471
472 buck3_reg: buck3 {
473 regulator-compatible = "BUCK3";
474 regulator-name = "vdd_int";
475 regulator-min-microvolt = <850000>;
476 regulator-max-microvolt = <1150000>;
477 regulator-always-on;
478 regulator-boot-on;
Krzysztof Kozlowski4a235f62015-02-04 07:43:49 +0900479 regulator-state-mem {
480 regulator-off-in-suspend;
481 };
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900482 };
483
484 buck4_reg: buck4 {
485 regulator-compatible = "BUCK4";
486 regulator-name = "vdd_g3d";
487 regulator-min-microvolt = <850000>;
488 regulator-max-microvolt = <1150000>;
489 regulator-boot-on;
Krzysztof Kozlowski4a235f62015-02-04 07:43:49 +0900490 regulator-state-mem {
491 regulator-off-in-suspend;
492 };
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900493 };
494
495 buck5_reg: buck5 {
496 regulator-compatible = "BUCK5";
497 regulator-name = "VMEM_1.2V_AP";
498 regulator-min-microvolt = <1200000>;
499 regulator-max-microvolt = <1200000>;
500 regulator-always-on;
501 };
502
503 buck6_reg: buck6 {
504 regulator-compatible = "BUCK6";
505 regulator-name = "VCC_SUB_1.35V";
506 regulator-min-microvolt = <1350000>;
507 regulator-max-microvolt = <1350000>;
508 regulator-always-on;
509 };
510
511 buck7_reg: buck7 {
512 regulator-compatible = "BUCK7";
513 regulator-name = "VCC_SUB_2.0V";
514 regulator-min-microvolt = <2000000>;
515 regulator-max-microvolt = <2000000>;
516 regulator-always-on;
517 };
518
519 buck8_reg: buck8 {
520 regulator-compatible = "BUCK8";
521 regulator-name = "VMEM_VDDF_3.0V";
522 regulator-min-microvolt = <2850000>;
523 regulator-max-microvolt = <2850000>;
Krzysztof Kozlowskifaf9a3e2015-02-04 07:43:54 +0900524 maxim,ena-gpios = <&gpk0 2 GPIO_ACTIVE_HIGH>;
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900525 };
526
527 buck9_reg: buck9 {
528 regulator-compatible = "BUCK9";
529 regulator-name = "CAM_ISP_CORE_1.2V";
530 regulator-min-microvolt = <1000000>;
531 regulator-max-microvolt = <1200000>;
Krzysztof Kozlowskifaf9a3e2015-02-04 07:43:54 +0900532 maxim,ena-gpios = <&gpm0 3 GPIO_ACTIVE_HIGH>;
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900533 };
534 };
535 };
536 };
537
Krzysztof Kozlowski7eec1262014-09-24 01:22:49 +0900538 i2c_max77693: i2c-gpio-1 {
539 compatible = "i2c-gpio";
540 gpios = <&gpm2 0 GPIO_ACTIVE_HIGH>, <&gpm2 1 GPIO_ACTIVE_HIGH>;
541 i2c-gpio,delay-us = <2>;
542 #address-cells = <1>;
543 #size-cells = <0>;
544 status = "okay";
545
546 max77693@66 {
547 compatible = "maxim,max77693";
548 interrupt-parent = <&gpx1>;
549 interrupts = <5 2>;
550 reg = <0x66>;
551
552 regulators {
553 esafeout1_reg: ESAFEOUT1@1 {
554 regulator-name = "ESAFEOUT1";
555 };
556 esafeout2_reg: ESAFEOUT2@2 {
557 regulator-name = "ESAFEOUT2";
558 };
559 charger_reg: CHARGER@0 {
560 regulator-name = "CHARGER";
561 regulator-min-microamp = <60000>;
562 regulator-max-microamp = <2580000>;
563 };
564 };
Jaewon Kimd9c68082014-11-22 23:19:22 +0900565
566 max77693_haptic {
567 compatible = "maxim,max77693-haptic";
568 haptic-supply = <&ldo26_reg>;
569 pwms = <&pwm 0 38022 0>;
570 };
Krzysztof Kozlowski043ef142015-02-04 07:47:39 +0900571
572 charger {
573 compatible = "maxim,max77693-charger";
574
575 maxim,constant-microvolt = <4350000>;
576 maxim,min-system-microvolt = <3600000>;
577 maxim,thermal-regulation-celsius = <100>;
578 maxim,battery-overcurrent-microamp = <3500000>;
579 maxim,charge-input-threshold-microvolt = <4300000>;
580 };
Krzysztof Kozlowski7eec1262014-09-24 01:22:49 +0900581 };
582 };
583
Krzysztof Kozlowskie8614292015-02-04 07:43:44 +0900584 i2c_max77693_fuel: i2c-gpio-3 {
585 compatible = "i2c-gpio";
586 gpios = <&gpf1 5 GPIO_ACTIVE_HIGH>, <&gpf1 4 GPIO_ACTIVE_HIGH>;
587 i2c-gpio,delay-us = <2>;
588 #address-cells = <1>;
589 #size-cells = <0>;
590 status = "okay";
591
592 max77693-fuel-gauge@36 {
593 compatible = "maxim,max17047";
594 interrupt-parent = <&gpx2>;
595 interrupts = <3 IRQ_TYPE_EDGE_FALLING>;
596 reg = <0x36>;
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900597 };
598 };
599
Jacek Anaszewski9f1eaef2013-08-06 02:49:44 +0900600 mmc@12550000 {
601 num-slots = <1>;
602 broken-cd;
603 non-removable;
604 card-detect-delay = <200>;
Krzysztof Kozlowskifaf9a3e2015-02-04 07:43:54 +0900605 vmmc-supply = <&ldo22_reg>;
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900606 clock-frequency = <400000000>;
607 samsung,dw-mshc-ciu-div = <0>;
608 samsung,dw-mshc-sdr-timing = <2 3>;
609 samsung,dw-mshc-ddr-timing = <1 2>;
610 pinctrl-0 = <&sd4_clk &sd4_cmd &sd4_bus4 &sd4_bus8>;
611 pinctrl-names = "default";
612 status = "okay";
613 bus-width = <8>;
614 cap-mmc-highspeed;
615 };
616
Krzysztof Kozlowskia427d152014-11-07 08:22:49 +0900617 sdhci@12530000 {
618 bus-width = <4>;
619 cd-gpios = <&gpx3 4 0>;
620 cd-inverted;
621 pinctrl-0 = <&sd2_clk &sd2_cmd &sd2_bus4>;
622 pinctrl-names = "default";
623 vmmc-supply = <&ldo21_reg>;
624 status = "okay";
625 };
626
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900627 serial@13800000 {
628 status = "okay";
629 };
630
631 serial@13810000 {
632 status = "okay";
633 };
634
635 serial@13820000 {
636 status = "okay";
637 };
638
639 serial@13830000 {
640 status = "okay";
641 };
Jacek Anaszewski9f1eaef2013-08-06 02:49:44 +0900642
Lukasz Majewski432047f2014-11-22 22:58:09 +0900643 tmu@100C0000 {
644 vtmu-supply = <&ldo10_reg>;
645 status = "okay";
646 };
647
Jacek Anaszewski9f1eaef2013-08-06 02:49:44 +0900648 i2c_ak8975: i2c-gpio-0 {
649 compatible = "i2c-gpio";
650 gpios = <&gpy2 4 0>, <&gpy2 5 0>;
651 i2c-gpio,delay-us = <2>;
652 #address-cells = <1>;
653 #size-cells = <0>;
654 status = "okay";
655
656 ak8975@0c {
Beomho Seo30cc7982014-05-20 01:12:50 +0900657 compatible = "asahi-kasei,ak8975";
Jacek Anaszewski9f1eaef2013-08-06 02:49:44 +0900658 reg = <0x0c>;
659 gpios = <&gpj0 7 0>;
660 };
661 };
Sylwester Nawrockib4fec642013-08-06 02:49:44 +0900662
Beomho Seo85cb4e02014-05-22 07:56:53 +0900663 i2c_cm36651: i2c-gpio-2 {
664 compatible = "i2c-gpio";
665 gpios = <&gpf0 0 1>, <&gpf0 1 1>;
666 i2c-gpio,delay-us = <2>;
667 #address-cells = <1>;
668 #size-cells = <0>;
669
670 cm36651@18 {
671 compatible = "capella,cm36651";
672 reg = <0x18>;
673 interrupt-parent = <&gpx0>;
674 interrupts = <2 2>;
675 vled-supply = <&ps_als_reg>;
676 };
677 };
678
Andrzej Hajda201f1262013-08-06 02:49:45 +0900679 spi_1: spi@13930000 {
680 pinctrl-names = "default";
681 pinctrl-0 = <&spi1_bus>;
Naveen Krishna Chatradhie138d432014-07-16 17:19:10 +0200682 cs-gpios = <&gpb 5 0>;
Andrzej Hajda201f1262013-08-06 02:49:45 +0900683 status = "okay";
684
685 s5c73m3_spi: s5c73m3 {
686 compatible = "samsung,s5c73m3";
687 spi-max-frequency = <50000000>;
688 reg = <0>;
689 controller-data {
Andrzej Hajda201f1262013-08-06 02:49:45 +0900690 samsung,spi-feedback-delay = <2>;
691 };
692 };
693 };
694
Jaewon Kim249358c2014-11-22 23:19:18 +0900695 pwm: pwm@139D0000 {
696 pinctrl-0 = <&pwm0_out>;
697 pinctrl-names = "default";
698 samsung,pwm-outputs = <0>;
699 status = "okay";
700 };
701
Andrzej Hajda420ae842014-03-28 12:52:45 +0100702 dsi_0: dsi@11C80000 {
703 vddcore-supply = <&ldo8_reg>;
704 vddio-supply = <&ldo10_reg>;
705 samsung,pll-clock-frequency = <24000000>;
706 status = "okay";
707
708 ports {
709 #address-cells = <1>;
710 #size-cells = <0>;
711
712 port@1 {
713 reg = <1>;
714
715 dsi_out: endpoint {
716 remote-endpoint = <&dsi_in>;
717 samsung,burst-clock-frequency = <500000000>;
718 samsung,esc-clock-frequency = <20000000>;
719 };
720 };
721 };
722
723 panel@0 {
724 compatible = "samsung,s6e8aa0";
725 reg = <0>;
726 vdd3-supply = <&lcd_vdd3_reg>;
727 vci-supply = <&ldo25_reg>;
728 reset-gpios = <&gpy4 5 0>;
729 power-on-delay= <50>;
730 reset-delay = <100>;
731 init-delay = <100>;
732 flip-horizontal;
733 flip-vertical;
734 panel-width-mm = <58>;
735 panel-height-mm = <103>;
736
737 display-timings {
738 timing-0 {
739 clock-frequency = <0>;
740 hactive = <720>;
741 vactive = <1280>;
742 hfront-porch = <5>;
743 hback-porch = <5>;
744 hsync-len = <5>;
745 vfront-porch = <13>;
746 vback-porch = <1>;
747 vsync-len = <2>;
748 };
749 };
750
751 port {
752 dsi_in: endpoint {
753 remote-endpoint = <&dsi_out>;
754 };
755 };
756 };
757 };
758
Andrzej Hajdabbab1e3f2014-03-28 12:52:47 +0100759 fimd@11c00000 {
760 status = "okay";
761 };
762
Sylwester Nawrocki4cb37862014-05-09 06:01:40 +0900763 camera: camera {
764 pinctrl-0 = <&cam_port_a_clk_active &cam_port_b_clk_active>;
Sylwester Nawrockib4fec642013-08-06 02:49:44 +0900765 pinctrl-names = "default";
766 status = "okay";
Sylwester Nawrocki0357a442014-11-22 23:13:03 +0900767 assigned-clocks = <&clock CLK_MOUT_CAM0>,
768 <&clock CLK_MOUT_CAM1>;
Sylwester Nawrockicfe3b892015-02-04 07:49:49 +0900769 assigned-clock-parents = <&clock CLK_XUSBXTI>,
770 <&clock CLK_XUSBXTI>;
Sylwester Nawrockib4fec642013-08-06 02:49:44 +0900771
772 fimc_0: fimc@11800000 {
773 status = "okay";
Sylwester Nawrocki0357a442014-11-22 23:13:03 +0900774 assigned-clocks = <&clock CLK_MOUT_FIMC0>,
775 <&clock CLK_SCLK_FIMC0>;
776 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
777 assigned-clock-rates = <0>, <176000000>;
Sylwester Nawrockib4fec642013-08-06 02:49:44 +0900778 };
779
780 fimc_1: fimc@11810000 {
781 status = "okay";
Sylwester Nawrocki0357a442014-11-22 23:13:03 +0900782 assigned-clocks = <&clock CLK_MOUT_FIMC1>,
783 <&clock CLK_SCLK_FIMC1>;
784 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
785 assigned-clock-rates = <0>, <176000000>;
Sylwester Nawrockib4fec642013-08-06 02:49:44 +0900786 };
787
788 fimc_2: fimc@11820000 {
789 status = "okay";
Sylwester Nawrocki0357a442014-11-22 23:13:03 +0900790 assigned-clocks = <&clock CLK_MOUT_FIMC2>,
791 <&clock CLK_SCLK_FIMC2>;
792 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
793 assigned-clock-rates = <0>, <176000000>;
Sylwester Nawrockib4fec642013-08-06 02:49:44 +0900794 };
795
796 fimc_3: fimc@11830000 {
797 status = "okay";
Sylwester Nawrocki0357a442014-11-22 23:13:03 +0900798 assigned-clocks = <&clock CLK_MOUT_FIMC3>,
799 <&clock CLK_SCLK_FIMC3>;
800 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
801 assigned-clock-rates = <0>, <176000000>;
Sylwester Nawrockib4fec642013-08-06 02:49:44 +0900802 };
803
Sylwester Nawrocki4cb37862014-05-09 06:01:40 +0900804 csis_0: csis@11880000 {
805 status = "okay";
806 vddcore-supply = <&ldo8_reg>;
807 vddio-supply = <&ldo10_reg>;
Sylwester Nawrocki0357a442014-11-22 23:13:03 +0900808 assigned-clocks = <&clock CLK_MOUT_CSIS0>,
809 <&clock CLK_SCLK_CSIS0>;
810 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
811 assigned-clock-rates = <0>, <176000000>;
Sylwester Nawrocki4cb37862014-05-09 06:01:40 +0900812
813 /* Camera C (3) MIPI CSI-2 (CSIS0) */
814 port@3 {
815 reg = <3>;
816 csis0_ep: endpoint {
817 remote-endpoint = <&s5c73m3_ep>;
818 data-lanes = <1 2 3 4>;
819 samsung,csis-hs-settle = <12>;
820 };
821 };
822 };
823
Sylwester Nawrockib4fec642013-08-06 02:49:44 +0900824 csis_1: csis@11890000 {
Sylwester Nawrocki0357a442014-11-22 23:13:03 +0900825 status = "okay";
Sylwester Nawrockib4fec642013-08-06 02:49:44 +0900826 vddcore-supply = <&ldo8_reg>;
827 vddio-supply = <&ldo10_reg>;
Sylwester Nawrocki0357a442014-11-22 23:13:03 +0900828 assigned-clocks = <&clock CLK_MOUT_CSIS1>,
829 <&clock CLK_SCLK_CSIS1>;
830 assigned-clock-parents = <&clock CLK_MOUT_MPLL_USER_T>;
831 assigned-clock-rates = <0>, <176000000>;
Sylwester Nawrockib4fec642013-08-06 02:49:44 +0900832
833 /* Camera D (4) MIPI CSI-2 (CSIS1) */
834 port@4 {
835 reg = <4>;
836 csis1_ep: endpoint {
837 remote-endpoint = <&is_s5k6a3_ep>;
838 data-lanes = <1>;
839 samsung,csis-hs-settle = <18>;
840 samsung,csis-wclk;
841 };
842 };
843 };
844
845 fimc_lite_0: fimc-lite@12390000 {
846 status = "okay";
847 };
848
849 fimc_lite_1: fimc-lite@123A0000 {
850 status = "okay";
851 };
852
853 fimc-is@12000000 {
854 pinctrl-0 = <&fimc_is_uart>;
855 pinctrl-names = "default";
856 status = "okay";
857
858 i2c1_isp: i2c-isp@12140000 {
859 pinctrl-0 = <&fimc_is_i2c1>;
860 pinctrl-names = "default";
861
862 s5k6a3@10 {
863 compatible = "samsung,s5k6a3";
864 reg = <0x10>;
865 svdda-supply = <&cam_io_reg>;
866 svddio-supply = <&ldo19_reg>;
Sylwester Nawrockiee5eda62014-05-09 06:00:35 +0900867 afvdd-supply = <&ldo19_reg>;
Sylwester Nawrockib4fec642013-08-06 02:49:44 +0900868 clock-frequency = <24000000>;
869 /* CAM_B_CLKOUT */
Sylwester Nawrockiee5eda62014-05-09 06:00:35 +0900870 clocks = <&camera 1>;
871 clock-names = "extclk";
Sylwester Nawrockib4fec642013-08-06 02:49:44 +0900872 samsung,camclk-out = <1>;
873 gpios = <&gpm1 6 0>;
874
875 port {
876 is_s5k6a3_ep: endpoint {
877 remote-endpoint = <&csis1_ep>;
878 data-lanes = <1>;
879 };
880 };
881 };
882 };
883 };
884 };
Chanwoo Choi4f423782014-03-18 06:25:59 +0900885
Inha Song440e5ae2015-02-04 07:51:38 +0900886 i2s0: i2s@03830000 {
887 pinctrl-0 = <&i2s0_bus>;
888 pinctrl-names = "default";
889 status = "okay";
890 };
891
892 sound {
893 compatible = "samsung,trats2-audio";
894 samsung,i2s-controller = <&i2s0>;
895 samsung,model = "Trats2";
896 samsung,audio-codec = <&wm1811>;
897 samsung,audio-routing =
898 "SPK", "SPKOUTLN",
899 "SPK", "SPKOUTLP",
900 "SPK", "SPKOUTRN",
901 "SPK", "SPKOUTRP";
902 };
903
Chanho Park3c8977f2014-05-23 03:30:21 +0900904 exynos-usbphy@125B0000 {
905 status = "okay";
906 };
907
908 hsotg@12480000 {
909 vusb_d-supply = <&ldo15_reg>;
910 vusb_a-supply = <&ldo12_reg>;
Marek Szyprowski32f144f2015-01-24 13:12:03 +0900911 dr_mode = "peripheral";
Chanho Park3c8977f2014-05-23 03:30:21 +0900912 status = "okay";
913 };
914
Chanwoo Choi4f423782014-03-18 06:25:59 +0900915 thermistor-ap@0 {
916 compatible = "ntc,ncp15wb473";
917 pullup-uv = <1800000>; /* VCC_1.8V_AP */
918 pullup-ohm = <100000>; /* 100K */
919 pulldown-ohm = <100000>; /* 100K */
920 io-channels = <&adc 1>; /* AP temperature */
921 };
922
923 thermistor-battery@1 {
924 compatible = "ntc,ncp15wb473";
925 pullup-uv = <1800000>; /* VCC_1.8V_AP */
926 pullup-ohm = <100000>; /* 100K */
927 pulldown-ohm = <100000>; /* 100K */
928 io-channels = <&adc 2>; /* Battery temperature */
929 };
Lukasz Majewskibf4a0be2015-01-30 08:26:02 +0900930
931 thermal-zones {
932 cpu_thermal: cpu-thermal {
933 cooling-maps {
934 map0 {
935 /* Corresponds to 800MHz at freq_table */
936 cooling-device = <&cpu0 7 7>;
937 };
938 map1 {
939 /* Corresponds to 200MHz at freq_table */
940 cooling-device = <&cpu0 13 13>;
941 };
942 };
943 };
944 };
Tomasz Figa15dfdfa2013-07-24 13:41:45 +0900945};
Tomasz Figa09918a92014-09-24 01:20:03 +0900946
Inha Song440e5ae2015-02-04 07:51:38 +0900947&pmu_system_controller {
948 assigned-clocks = <&pmu_system_controller 0>;
949 assigned-clock-parents = <&clock CLK_XUSBXTI>;
950};
951
Chanwoo Choi7808cae2015-02-04 08:11:52 +0900952&ppmu_dmc0 {
953 status = "okay";
954
955 events {
956 ppmu_dmc0_3: ppmu-event3-dmc0 {
957 event-name = "ppmu-event3-dmc0";
958 };
959 };
960};
961
962&ppmu_dmc1 {
963 status = "okay";
964
965 events {
966 ppmu_dmc1_3: ppmu-event3-dmc1 {
967 event-name = "ppmu-event3-dmc1";
968 };
969 };
970};
971
972&ppmu_leftbus {
973 status = "okay";
974
975 events {
976 ppmu_leftbus_3: ppmu-event3-leftbus {
977 event-name = "ppmu-event3-leftbus";
978 };
979 };
980};
981
982&ppmu_rightbus {
983 status = "okay";
984
985 events {
986 ppmu_rightbus_3: ppmu-event3-rightbus {
987 event-name = "ppmu-event3-rightbus";
988 };
989 };
990};
991
Tomasz Figa09918a92014-09-24 01:20:03 +0900992&pinctrl_0 {
993 pinctrl-names = "default";
994 pinctrl-0 = <&sleep0>;
995
996 sleep0: sleep-states {
997 PIN_SLP(gpa0-0, INPUT, NONE);
998 PIN_SLP(gpa0-1, OUT0, NONE);
999 PIN_SLP(gpa0-2, INPUT, NONE);
1000 PIN_SLP(gpa0-3, INPUT, UP);
1001 PIN_SLP(gpa0-4, INPUT, NONE);
1002 PIN_SLP(gpa0-5, INPUT, DOWN);
1003 PIN_SLP(gpa0-6, INPUT, DOWN);
1004 PIN_SLP(gpa0-7, INPUT, UP);
1005
1006 PIN_SLP(gpa1-0, INPUT, DOWN);
1007 PIN_SLP(gpa1-1, INPUT, DOWN);
1008 PIN_SLP(gpa1-2, INPUT, DOWN);
1009 PIN_SLP(gpa1-3, INPUT, DOWN);
1010 PIN_SLP(gpa1-4, INPUT, DOWN);
1011 PIN_SLP(gpa1-5, INPUT, DOWN);
1012
1013 PIN_SLP(gpb-0, INPUT, NONE);
1014 PIN_SLP(gpb-1, INPUT, NONE);
1015 PIN_SLP(gpb-2, INPUT, NONE);
1016 PIN_SLP(gpb-3, INPUT, NONE);
1017 PIN_SLP(gpb-4, INPUT, DOWN);
1018 PIN_SLP(gpb-5, INPUT, UP);
1019 PIN_SLP(gpb-6, INPUT, DOWN);
1020 PIN_SLP(gpb-7, INPUT, DOWN);
1021
1022 PIN_SLP(gpc0-0, INPUT, DOWN);
1023 PIN_SLP(gpc0-1, INPUT, DOWN);
1024 PIN_SLP(gpc0-2, INPUT, DOWN);
1025 PIN_SLP(gpc0-3, INPUT, DOWN);
1026 PIN_SLP(gpc0-4, INPUT, DOWN);
1027
1028 PIN_SLP(gpc1-0, INPUT, NONE);
1029 PIN_SLP(gpc1-1, PREV, NONE);
1030 PIN_SLP(gpc1-2, INPUT, NONE);
1031 PIN_SLP(gpc1-3, INPUT, NONE);
1032 PIN_SLP(gpc1-4, INPUT, NONE);
1033
1034 PIN_SLP(gpd0-0, INPUT, DOWN);
1035 PIN_SLP(gpd0-1, INPUT, DOWN);
1036 PIN_SLP(gpd0-2, INPUT, NONE);
1037 PIN_SLP(gpd0-3, INPUT, NONE);
1038
1039 PIN_SLP(gpd1-0, INPUT, DOWN);
1040 PIN_SLP(gpd1-1, INPUT, DOWN);
1041 PIN_SLP(gpd1-2, INPUT, NONE);
1042 PIN_SLP(gpd1-3, INPUT, NONE);
1043
1044 PIN_SLP(gpf0-0, INPUT, NONE);
1045 PIN_SLP(gpf0-1, INPUT, NONE);
1046 PIN_SLP(gpf0-2, INPUT, DOWN);
1047 PIN_SLP(gpf0-3, INPUT, DOWN);
1048 PIN_SLP(gpf0-4, INPUT, NONE);
1049 PIN_SLP(gpf0-5, INPUT, DOWN);
1050 PIN_SLP(gpf0-6, INPUT, NONE);
1051 PIN_SLP(gpf0-7, INPUT, DOWN);
1052
1053 PIN_SLP(gpf1-0, INPUT, DOWN);
1054 PIN_SLP(gpf1-1, INPUT, DOWN);
1055 PIN_SLP(gpf1-2, INPUT, DOWN);
1056 PIN_SLP(gpf1-3, INPUT, DOWN);
1057 PIN_SLP(gpf1-4, INPUT, NONE);
1058 PIN_SLP(gpf1-5, INPUT, NONE);
1059 PIN_SLP(gpf1-6, INPUT, DOWN);
1060 PIN_SLP(gpf1-7, PREV, NONE);
1061
1062 PIN_SLP(gpf2-0, PREV, NONE);
1063 PIN_SLP(gpf2-1, INPUT, DOWN);
1064 PIN_SLP(gpf2-2, INPUT, DOWN);
1065 PIN_SLP(gpf2-3, INPUT, DOWN);
1066 PIN_SLP(gpf2-4, INPUT, DOWN);
1067 PIN_SLP(gpf2-5, INPUT, DOWN);
1068 PIN_SLP(gpf2-6, INPUT, NONE);
1069 PIN_SLP(gpf2-7, INPUT, NONE);
1070
1071 PIN_SLP(gpf3-0, INPUT, NONE);
1072 PIN_SLP(gpf3-1, PREV, NONE);
1073 PIN_SLP(gpf3-2, PREV, NONE);
1074 PIN_SLP(gpf3-3, PREV, NONE);
1075 PIN_SLP(gpf3-4, OUT1, NONE);
1076 PIN_SLP(gpf3-5, INPUT, DOWN);
1077
1078 PIN_SLP(gpj0-0, PREV, NONE);
1079 PIN_SLP(gpj0-1, PREV, NONE);
1080 PIN_SLP(gpj0-2, PREV, NONE);
1081 PIN_SLP(gpj0-3, INPUT, DOWN);
1082 PIN_SLP(gpj0-4, PREV, NONE);
1083 PIN_SLP(gpj0-5, PREV, NONE);
1084 PIN_SLP(gpj0-6, INPUT, DOWN);
1085 PIN_SLP(gpj0-7, INPUT, DOWN);
1086
1087 PIN_SLP(gpj1-0, INPUT, DOWN);
1088 PIN_SLP(gpj1-1, PREV, NONE);
1089 PIN_SLP(gpj1-2, PREV, NONE);
1090 PIN_SLP(gpj1-3, INPUT, DOWN);
1091 PIN_SLP(gpj1-4, INPUT, DOWN);
1092 };
1093};
1094
1095&pinctrl_1 {
1096 pinctrl-names = "default";
1097 pinctrl-0 = <&sleep1>;
1098
1099 sleep1: sleep-states {
1100 PIN_SLP(gpk0-0, PREV, NONE);
1101 PIN_SLP(gpk0-1, PREV, NONE);
1102 PIN_SLP(gpk0-2, OUT0, NONE);
1103 PIN_SLP(gpk0-3, PREV, NONE);
1104 PIN_SLP(gpk0-4, PREV, NONE);
1105 PIN_SLP(gpk0-5, PREV, NONE);
1106 PIN_SLP(gpk0-6, PREV, NONE);
1107
1108 PIN_SLP(gpk1-0, INPUT, DOWN);
1109 PIN_SLP(gpk1-1, INPUT, DOWN);
1110 PIN_SLP(gpk1-2, INPUT, DOWN);
1111 PIN_SLP(gpk1-3, PREV, NONE);
1112 PIN_SLP(gpk1-4, PREV, NONE);
1113 PIN_SLP(gpk1-5, PREV, NONE);
1114 PIN_SLP(gpk1-6, PREV, NONE);
1115
1116 PIN_SLP(gpk2-0, INPUT, DOWN);
1117 PIN_SLP(gpk2-1, INPUT, DOWN);
1118 PIN_SLP(gpk2-2, INPUT, DOWN);
1119 PIN_SLP(gpk2-3, INPUT, DOWN);
1120 PIN_SLP(gpk2-4, INPUT, DOWN);
1121 PIN_SLP(gpk2-5, INPUT, DOWN);
1122 PIN_SLP(gpk2-6, INPUT, DOWN);
1123
1124 PIN_SLP(gpk3-0, OUT0, NONE);
1125 PIN_SLP(gpk3-1, INPUT, NONE);
1126 PIN_SLP(gpk3-2, INPUT, DOWN);
1127 PIN_SLP(gpk3-3, INPUT, NONE);
1128 PIN_SLP(gpk3-4, INPUT, NONE);
1129 PIN_SLP(gpk3-5, INPUT, NONE);
1130 PIN_SLP(gpk3-6, INPUT, NONE);
1131
1132 PIN_SLP(gpl0-0, INPUT, DOWN);
1133 PIN_SLP(gpl0-1, INPUT, DOWN);
1134 PIN_SLP(gpl0-2, INPUT, DOWN);
1135 PIN_SLP(gpl0-3, INPUT, DOWN);
1136 PIN_SLP(gpl0-4, PREV, NONE);
1137 PIN_SLP(gpl0-6, PREV, NONE);
1138
1139 PIN_SLP(gpl1-0, INPUT, DOWN);
1140 PIN_SLP(gpl1-1, INPUT, DOWN);
1141 PIN_SLP(gpl2-0, INPUT, DOWN);
1142 PIN_SLP(gpl2-1, INPUT, DOWN);
1143 PIN_SLP(gpl2-2, INPUT, DOWN);
1144 PIN_SLP(gpl2-3, INPUT, DOWN);
1145 PIN_SLP(gpl2-4, INPUT, DOWN);
1146 PIN_SLP(gpl2-5, INPUT, DOWN);
1147 PIN_SLP(gpl2-6, PREV, NONE);
1148 PIN_SLP(gpl2-7, INPUT, DOWN);
1149
1150 PIN_SLP(gpm0-0, INPUT, DOWN);
1151 PIN_SLP(gpm0-1, INPUT, DOWN);
1152 PIN_SLP(gpm0-2, INPUT, DOWN);
1153 PIN_SLP(gpm0-3, INPUT, DOWN);
1154 PIN_SLP(gpm0-4, INPUT, DOWN);
1155 PIN_SLP(gpm0-5, INPUT, DOWN);
1156 PIN_SLP(gpm0-6, INPUT, DOWN);
1157 PIN_SLP(gpm0-7, INPUT, DOWN);
1158
1159 PIN_SLP(gpm1-0, INPUT, DOWN);
1160 PIN_SLP(gpm1-1, INPUT, DOWN);
1161 PIN_SLP(gpm1-2, INPUT, NONE);
1162 PIN_SLP(gpm1-3, INPUT, NONE);
1163 PIN_SLP(gpm1-4, INPUT, NONE);
1164 PIN_SLP(gpm1-5, INPUT, NONE);
1165 PIN_SLP(gpm1-6, INPUT, DOWN);
1166
1167 PIN_SLP(gpm2-0, INPUT, NONE);
1168 PIN_SLP(gpm2-1, INPUT, NONE);
1169 PIN_SLP(gpm2-2, INPUT, DOWN);
1170 PIN_SLP(gpm2-3, INPUT, DOWN);
1171 PIN_SLP(gpm2-4, INPUT, DOWN);
1172
1173 PIN_SLP(gpm3-0, PREV, NONE);
1174 PIN_SLP(gpm3-1, PREV, NONE);
1175 PIN_SLP(gpm3-2, PREV, NONE);
1176 PIN_SLP(gpm3-3, OUT1, NONE);
1177 PIN_SLP(gpm3-4, INPUT, DOWN);
1178 PIN_SLP(gpm3-5, INPUT, DOWN);
1179 PIN_SLP(gpm3-6, INPUT, DOWN);
1180 PIN_SLP(gpm3-7, INPUT, DOWN);
1181
1182 PIN_SLP(gpm4-0, INPUT, DOWN);
1183 PIN_SLP(gpm4-1, INPUT, DOWN);
1184 PIN_SLP(gpm4-2, INPUT, DOWN);
1185 PIN_SLP(gpm4-3, INPUT, DOWN);
1186 PIN_SLP(gpm4-4, INPUT, DOWN);
1187 PIN_SLP(gpm4-5, INPUT, DOWN);
1188 PIN_SLP(gpm4-6, INPUT, DOWN);
1189 PIN_SLP(gpm4-7, INPUT, DOWN);
1190
1191 PIN_SLP(gpy0-0, INPUT, DOWN);
1192 PIN_SLP(gpy0-1, INPUT, DOWN);
1193 PIN_SLP(gpy0-2, INPUT, DOWN);
1194 PIN_SLP(gpy0-3, INPUT, DOWN);
1195 PIN_SLP(gpy0-4, INPUT, DOWN);
1196 PIN_SLP(gpy0-5, INPUT, DOWN);
1197
1198 PIN_SLP(gpy1-0, INPUT, DOWN);
1199 PIN_SLP(gpy1-1, INPUT, DOWN);
1200 PIN_SLP(gpy1-2, INPUT, DOWN);
1201 PIN_SLP(gpy1-3, INPUT, DOWN);
1202
1203 PIN_SLP(gpy2-0, PREV, NONE);
1204 PIN_SLP(gpy2-1, INPUT, DOWN);
1205 PIN_SLP(gpy2-2, INPUT, NONE);
1206 PIN_SLP(gpy2-3, INPUT, NONE);
1207 PIN_SLP(gpy2-4, INPUT, NONE);
1208 PIN_SLP(gpy2-5, INPUT, NONE);
1209
1210 PIN_SLP(gpy3-0, INPUT, DOWN);
1211 PIN_SLP(gpy3-1, INPUT, DOWN);
1212 PIN_SLP(gpy3-2, INPUT, DOWN);
1213 PIN_SLP(gpy3-3, INPUT, DOWN);
1214 PIN_SLP(gpy3-4, INPUT, DOWN);
1215 PIN_SLP(gpy3-5, INPUT, DOWN);
1216 PIN_SLP(gpy3-6, INPUT, DOWN);
1217 PIN_SLP(gpy3-7, INPUT, DOWN);
1218
1219 PIN_SLP(gpy4-0, INPUT, DOWN);
1220 PIN_SLP(gpy4-1, INPUT, DOWN);
1221 PIN_SLP(gpy4-2, INPUT, DOWN);
1222 PIN_SLP(gpy4-3, INPUT, DOWN);
1223 PIN_SLP(gpy4-4, INPUT, DOWN);
1224 PIN_SLP(gpy4-5, INPUT, DOWN);
1225 PIN_SLP(gpy4-6, INPUT, DOWN);
1226 PIN_SLP(gpy4-7, INPUT, DOWN);
1227
1228 PIN_SLP(gpy5-0, INPUT, DOWN);
1229 PIN_SLP(gpy5-1, INPUT, DOWN);
1230 PIN_SLP(gpy5-2, INPUT, DOWN);
1231 PIN_SLP(gpy5-3, INPUT, DOWN);
1232 PIN_SLP(gpy5-4, INPUT, DOWN);
1233 PIN_SLP(gpy5-5, INPUT, DOWN);
1234 PIN_SLP(gpy5-6, INPUT, DOWN);
1235 PIN_SLP(gpy5-7, INPUT, DOWN);
1236
1237 PIN_SLP(gpy6-0, INPUT, DOWN);
1238 PIN_SLP(gpy6-1, INPUT, DOWN);
1239 PIN_SLP(gpy6-2, INPUT, DOWN);
1240 PIN_SLP(gpy6-3, INPUT, DOWN);
1241 PIN_SLP(gpy6-4, INPUT, DOWN);
1242 PIN_SLP(gpy6-5, INPUT, DOWN);
1243 PIN_SLP(gpy6-6, INPUT, DOWN);
1244 PIN_SLP(gpy6-7, INPUT, DOWN);
1245 };
1246};
1247
1248&pinctrl_2 {
1249 pinctrl-names = "default";
1250 pinctrl-0 = <&sleep2>;
1251
1252 sleep2: sleep-states {
1253 PIN_SLP(gpz-0, INPUT, DOWN);
1254 PIN_SLP(gpz-1, INPUT, DOWN);
1255 PIN_SLP(gpz-2, INPUT, DOWN);
1256 PIN_SLP(gpz-3, INPUT, DOWN);
1257 PIN_SLP(gpz-4, INPUT, DOWN);
1258 PIN_SLP(gpz-5, INPUT, DOWN);
1259 PIN_SLP(gpz-6, INPUT, DOWN);
1260 };
1261};
1262
1263&pinctrl_3 {
1264 pinctrl-names = "default";
1265 pinctrl-0 = <&sleep3>;
1266
1267 sleep3: sleep-states {
1268 PIN_SLP(gpv0-0, INPUT, DOWN);
1269 PIN_SLP(gpv0-1, INPUT, DOWN);
1270 PIN_SLP(gpv0-2, INPUT, DOWN);
1271 PIN_SLP(gpv0-3, INPUT, DOWN);
1272 PIN_SLP(gpv0-4, INPUT, DOWN);
1273 PIN_SLP(gpv0-5, INPUT, DOWN);
1274 PIN_SLP(gpv0-6, INPUT, DOWN);
1275 PIN_SLP(gpv0-7, INPUT, DOWN);
1276
1277 PIN_SLP(gpv1-0, INPUT, DOWN);
1278 PIN_SLP(gpv1-1, INPUT, DOWN);
1279 PIN_SLP(gpv1-2, INPUT, DOWN);
1280 PIN_SLP(gpv1-3, INPUT, DOWN);
1281 PIN_SLP(gpv1-4, INPUT, DOWN);
1282 PIN_SLP(gpv1-5, INPUT, DOWN);
1283 PIN_SLP(gpv1-6, INPUT, DOWN);
1284 PIN_SLP(gpv1-7, INPUT, DOWN);
1285
1286 PIN_SLP(gpv2-0, INPUT, DOWN);
1287 PIN_SLP(gpv2-1, INPUT, DOWN);
1288 PIN_SLP(gpv2-2, INPUT, DOWN);
1289 PIN_SLP(gpv2-3, INPUT, DOWN);
1290 PIN_SLP(gpv2-4, INPUT, DOWN);
1291 PIN_SLP(gpv2-5, INPUT, DOWN);
1292 PIN_SLP(gpv2-6, INPUT, DOWN);
1293 PIN_SLP(gpv2-7, INPUT, DOWN);
1294
1295 PIN_SLP(gpv3-0, INPUT, DOWN);
1296 PIN_SLP(gpv3-1, INPUT, DOWN);
1297 PIN_SLP(gpv3-2, INPUT, DOWN);
1298 PIN_SLP(gpv3-3, INPUT, DOWN);
1299 PIN_SLP(gpv3-4, INPUT, DOWN);
1300 PIN_SLP(gpv3-5, INPUT, DOWN);
1301 PIN_SLP(gpv3-6, INPUT, DOWN);
1302 PIN_SLP(gpv3-7, INPUT, DOWN);
1303
1304 PIN_SLP(gpv4-0, INPUT, DOWN);
1305 };
1306};