blob: fc01ec27d3c8424113cf2084683c68c40297d274 [file] [log] [blame]
Jean Delvare58394272014-06-16 11:48:45 +02001menu "Clock Source drivers"
2
Stephen Warrenae278a92012-11-19 16:41:20 -07003config CLKSRC_OF
4 bool
5
Russell King89c0b8e2011-05-08 18:47:58 +01006config CLKSRC_I8253
7 bool
Russell King442c8172011-05-08 14:06:52 +01008
Thomas Gleixnere6220bd2011-06-09 13:08:25 +00009config CLKEVT_I8253
10 bool
11
Ralf Baechle15f304b2011-06-01 19:04:59 +010012config I8253_LOCK
13 bool
14
15config CLKBLD_I8253
Thomas Gleixnere6220bd2011-06-09 13:08:25 +000016 def_bool y if CLKSRC_I8253 || CLKEVT_I8253 || I8253_LOCK
Ralf Baechle15f304b2011-06-01 19:04:59 +010017
Russell King442c8172011-05-08 14:06:52 +010018config CLKSRC_MMIO
19 bool
Jamie Iles06c3df42011-06-06 12:43:07 +010020
21config DW_APB_TIMER
22 bool
Mattias Wallin489bcce2011-05-27 10:30:12 +020023
Dinh Nguyencfda5902012-07-11 15:13:16 -050024config DW_APB_TIMER_OF
25 bool
Heiko Stuebner1b4eca02013-06-04 11:38:11 +020026 select DW_APB_TIMER
Heiko Stuebner10021482013-06-04 11:38:42 +020027 select CLKSRC_OF
Dinh Nguyencfda5902012-07-11 15:13:16 -050028
Gregory CLEMENT6fe9cbd2012-06-13 18:58:09 +020029config ARMADA_370_XP_TIMER
30 bool
Jean Pihet7b0dd722013-09-18 20:55:09 +020031 select CLKSRC_OF
Gregory CLEMENT6fe9cbd2012-06-13 18:58:09 +020032
Carlo Caionee4a6b372014-09-29 01:50:05 +020033config MESON6_TIMER
34 bool
Beniamino Galvani7b6b0a42014-11-18 16:41:20 +010035 select CLKSRC_MMIO
Carlo Caionee4a6b372014-09-29 01:50:05 +020036
Sebastian Hesselbarth0c1dcfd2013-06-11 08:38:50 +020037config ORION_TIMER
38 select CLKSRC_OF
39 select CLKSRC_MMIO
40 bool
41
Maxime Ripard119fd632013-03-24 11:49:25 +010042config SUN4I_TIMER
Maxime Ripard71c568c2013-10-14 21:07:46 +020043 select CLKSRC_MMIO
Maxime Ripardb2ac5d72012-11-12 15:07:50 +010044 bool
45
Maxime Ripard67905542013-11-07 12:01:48 +010046config SUN5I_HSTIMER
47 select CLKSRC_MMIO
48 bool
49
Tony Priskff7ec342013-01-14 17:58:21 +130050config VT8500_TIMER
51 bool
52
Michal Simek4f0f2342013-03-20 10:46:01 +010053config CADENCE_TTC_TIMER
54 bool
55
Linus Walleij694e33a2012-10-18 14:01:25 +020056config CLKSRC_NOMADIK_MTU
57 bool
58 depends on (ARCH_NOMADIK || ARCH_U8500)
59 select CLKSRC_MMIO
60 help
61 Support for Multi Timer Unit. MTU provides access
62 to multiple interrupt generating programmable
63 32-bit free running decrementing counters.
64
65config CLKSRC_NOMADIK_MTU_SCHED_CLOCK
66 bool
67 depends on CLKSRC_NOMADIK_MTU
68 help
69 Use the Multi Timer Unit as the sched_clock.
70
Mattias Wallin489bcce2011-05-27 10:30:12 +020071config CLKSRC_DBX500_PRCMU
72 bool "Clocksource PRCMU Timer"
Linus Walleij29746f42012-04-13 13:16:31 +020073 depends on UX500_SOC_DB8500
Mattias Wallin489bcce2011-05-27 10:30:12 +020074 default y
75 help
76 Use the always on PRCMU Timer as clocksource
77
78config CLKSRC_DBX500_PRCMU_SCHED_CLOCK
79 bool "Clocksource PRCMU Timer sched_clock"
Linus Walleij694e33a2012-10-18 14:01:25 +020080 depends on (CLKSRC_DBX500_PRCMU && !CLKSRC_NOMADIK_MTU_SCHED_CLOCK)
Mattias Wallin489bcce2011-05-27 10:30:12 +020081 default y
82 help
83 Use the always on PRCMU Timer as sched_clock
Marc Zyngier985c0672012-03-05 11:49:30 +000084
Uwe Kleine-König9c9b7812013-10-03 21:56:29 +020085config CLKSRC_EFM32
86 bool "Clocksource for Energy Micro's EFM32 SoCs" if !ARCH_EFM32
87 depends on OF && ARM && (ARCH_EFM32 || COMPILE_TEST)
Axel Lin09ca2752013-11-20 10:15:11 +080088 select CLKSRC_MMIO
Uwe Kleine-König9c9b7812013-10-03 21:56:29 +020089 default ARCH_EFM32
90 help
91 Support to use the timers of EFM32 SoCs as clock source and clock
92 event device.
93
Mark Rutland8a4da6e2012-11-12 14:33:44 +000094config ARM_ARCH_TIMER
95 bool
Rob Herring0583fe42013-04-10 18:27:51 -050096 select CLKSRC_OF if OF
James Hogana2c5d4e2012-10-09 10:54:39 +010097
Will Deacon037f6372013-08-23 15:32:29 +010098config ARM_ARCH_TIMER_EVTSTREAM
99 bool "Support for ARM architected timer event stream generation"
100 default y if ARM_ARCH_TIMER
Stephen Boyd77f7ce92013-11-20 12:02:03 -0800101 depends on ARM_ARCH_TIMER
Will Deacon037f6372013-08-23 15:32:29 +0100102 help
103 This option enables support for event stream generation based on
104 the ARM architected timer. It is used for waking up CPUs executing
105 the wfe instruction at a frequency represented as a power-of-2
106 divisor of the clock rate.
107 The main use of the event stream is wfe-based timeouts of userspace
108 locking implementations. It might also be useful for imposing timeout
109 on wfe to safeguard against any programming errors in case an expected
110 event is not generated.
111 This must be disabled for hardware validation purposes to detect any
112 hardware anomalies of missing events.
113
Stuart Menefyc1b40e42013-06-26 12:48:38 +0100114config ARM_GLOBAL_TIMER
115 bool
116 select CLKSRC_OF if OF
117 help
118 This options enables support for the ARM global timer unit
119
120config CLKSRC_ARM_GLOBAL_TIMER_SCHED_CLOCK
121 bool
122 depends on ARM_GLOBAL_TIMER
123 default y
124 help
125 Use ARM global timer clock source as sched_clock
126
Maxime Ripardb052ff32014-09-02 18:12:35 +0200127config ATMEL_PIT
128 select CLKSRC_OF if OF
129 def_bool SOC_AT91SAM9 || SOC_SAMA5
130
James Hogana2c5d4e2012-10-09 10:54:39 +0100131config CLKSRC_METAG_GENERIC
132 def_bool y if METAG
133 help
134 This option enables support for the Meta per-thread timers.
Thomas Abraham6938d75a2013-03-09 16:16:13 +0900135
136config CLKSRC_EXYNOS_MCT
137 def_bool y if ARCH_EXYNOS
Doug Anderson3252a642014-07-05 06:43:26 +0900138 depends on !ARM64
Thomas Abraham6938d75a2013-03-09 16:16:13 +0900139 help
140 Support for Multi Core Timer controller on Exynos SoCs.
Arnd Bergmann241a9872013-05-06 23:49:09 +0200141
Tomasz Figaf1189982013-04-20 23:22:13 +0200142config CLKSRC_SAMSUNG_PWM
Tomasz Figa77d84432013-04-23 17:46:23 +0200143 bool
Tomasz Figaf1189982013-04-20 23:22:13 +0200144 help
145 This is a new clocksource driver for the PWM timer found in
146 Samsung S3C, S5P and Exynos SoCs, replacing an earlier driver
147 for all devicetree enabled platforms. This driver will be
148 needed only on systems that do not have the Exynos MCT available.
Jingchang Luc1967242013-05-29 10:12:17 +0200149
Xiubo Li2529c3a2014-05-23 10:12:04 +0200150config FSL_FTM_TIMER
151 bool
152 help
153 Support for Freescale FlexTimer Module (FTM) timer.
154
Jingchang Luc1967242013-05-29 10:12:17 +0200155config VF_PIT_TIMER
156 bool
157 help
158 Support for Period Interrupt Timer on Freescale Vybrid Family SoCs.
Magnus Dammfd3f1272014-02-20 12:54:45 +0100159
160config SYS_SUPPORTS_SH_CMT
161 bool
162
Matthias Bruggerecb35302014-07-18 11:36:43 +0200163config MTK_TIMER
164 select CLKSRC_OF
165 select CLKSRC_MMIO
166 bool
167
Magnus Dammfd3f1272014-02-20 12:54:45 +0100168config SYS_SUPPORTS_SH_MTU2
169 bool
170
171config SYS_SUPPORTS_SH_TMU
172 bool
173
174config SYS_SUPPORTS_EM_STI
175 bool
176
177config SH_TIMER_CMT
178 bool "Renesas CMT timer driver" if COMPILE_TEST
Geert Uytterhoeven87291a92014-03-20 15:05:50 +0100179 depends on GENERIC_CLOCKEVENTS
Magnus Dammfd3f1272014-02-20 12:54:45 +0100180 default SYS_SUPPORTS_SH_CMT
181 help
182 This enables build of a clocksource and clockevent driver for
183 the Compare Match Timer (CMT) hardware available in 16/32/48-bit
184 variants on a wide range of Mobile and Automotive SoCs from Renesas.
185
186config SH_TIMER_MTU2
187 bool "Renesas MTU2 timer driver" if COMPILE_TEST
Geert Uytterhoeven87291a92014-03-20 15:05:50 +0100188 depends on GENERIC_CLOCKEVENTS
Magnus Dammfd3f1272014-02-20 12:54:45 +0100189 default SYS_SUPPORTS_SH_MTU2
190 help
191 This enables build of a clockevent driver for the Multi-Function
Kuninori Morimoto7e139182014-07-18 11:36:36 +0200192 Timer Pulse Unit 2 (MTU2) hardware available on SoCs from Renesas.
Magnus Dammfd3f1272014-02-20 12:54:45 +0100193 This hardware comes with 16 bit-timer registers.
194
195config SH_TIMER_TMU
196 bool "Renesas TMU timer driver" if COMPILE_TEST
Geert Uytterhoeven87291a92014-03-20 15:05:50 +0100197 depends on GENERIC_CLOCKEVENTS
Magnus Dammfd3f1272014-02-20 12:54:45 +0100198 default SYS_SUPPORTS_SH_TMU
199 help
200 This enables build of a clocksource and clockevent driver for
201 the 32-bit Timer Unit (TMU) hardware available on a wide range
202 SoCs from Renesas.
203
204config EM_TIMER_STI
205 bool "Renesas STI timer driver" if COMPILE_TEST
Chen Gang40c96312014-07-08 20:39:40 +0800206 depends on GENERIC_CLOCKEVENTS && HAS_IOMEM
Magnus Dammfd3f1272014-02-20 12:54:45 +0100207 default SYS_SUPPORTS_EM_STI
208 help
209 This enables build of a clocksource and clockevent driver for
210 the 48-bit System Timer (STI) hardware available on a SoCs
211 such as EMEV2 from former NEC Electronics.
Linus Torvaldsdfc25e42014-04-05 13:51:19 -0700212
Kumar Gala3f8e8ce2014-01-29 16:17:30 -0600213config CLKSRC_QCOM
214 bool
Pawel Moll220e2a82014-04-16 18:22:59 +0100215
216config CLKSRC_VERSATILE
217 bool "ARM Versatile (Express) reference platforms clock source"
Arnd Bergmannb33cdd22014-05-26 17:25:22 +0200218 depends on GENERIC_SCHED_CLOCK && !ARCH_USES_GETTIMEOFFSET
Pawel Moll220e2a82014-04-16 18:22:59 +0100219 select CLKSRC_OF
220 default y if MFD_VEXPRESS_SYSREG
221 help
222 This option enables clock source based on free running
223 counter available in the "System Registers" block of
224 ARM Versatile, RealView and Versatile Express reference
225 platforms.
Jean Delvare58394272014-06-16 11:48:45 +0200226
Andrew Brestickerfa5635a2014-10-20 12:03:58 -0700227config CLKSRC_MIPS_GIC
228 bool
229 depends on MIPS_GIC
Andrew Brestickere12aa822014-11-12 11:43:39 -0800230 select CLKSRC_OF
Andrew Brestickerfa5635a2014-10-20 12:03:58 -0700231
Jean Delvare58394272014-06-16 11:48:45 +0200232endmenu