blob: b7f5b0c4310c2e18558f222b217b1ed9a4f3e0b4 [file] [log] [blame]
Kou Ishizakibde18a22007-02-17 02:40:22 +01001/*
2 * Support for IDE interfaces on Celleb platform
3 *
4 * (C) Copyright 2006 TOSHIBA CORPORATION
5 *
6 * This code is based on drivers/ide/pci/siimage.c:
7 * Copyright (C) 2001-2002 Andre Hedrick <andre@linux-ide.org>
Alan Coxccd32e22008-11-02 21:40:08 +01008 * Copyright (C) 2003 Red Hat
Kou Ishizakibde18a22007-02-17 02:40:22 +01009 *
10 * This program is free software; you can redistribute it and/or modify
11 * it under the terms of the GNU General Public License as published by
12 * the Free Software Foundation; either version 2 of the License, or
13 * (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License along
21 * with this program; if not, write to the Free Software Foundation, Inc.,
22 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
23 */
24
25#include <linux/types.h>
26#include <linux/module.h>
27#include <linux/pci.h>
28#include <linux/delay.h>
Kou Ishizakibde18a22007-02-17 02:40:22 +010029#include <linux/ide.h>
30#include <linux/init.h>
31
32#define PCI_DEVICE_ID_TOSHIBA_SCC_ATA 0x01b4
33
34#define SCC_PATA_NAME "scc IDE"
35
36#define TDVHSEL_MASTER 0x00000001
37#define TDVHSEL_SLAVE 0x00000004
38
39#define MODE_JCUSFEN 0x00000080
40
41#define CCKCTRL_ATARESET 0x00040000
42#define CCKCTRL_BUFCNT 0x00020000
43#define CCKCTRL_CRST 0x00010000
44#define CCKCTRL_OCLKEN 0x00000100
45#define CCKCTRL_ATACLKOEN 0x00000002
46#define CCKCTRL_LCLKEN 0x00000001
47
48#define QCHCD_IOS_SS 0x00000001
49
50#define QCHSD_STPDIAG 0x00020000
51
52#define INTMASK_MSK 0xD1000012
53#define INTSTS_SERROR 0x80000000
54#define INTSTS_PRERR 0x40000000
55#define INTSTS_RERR 0x10000000
56#define INTSTS_ICERR 0x01000000
57#define INTSTS_BMSINT 0x00000010
58#define INTSTS_BMHE 0x00000008
59#define INTSTS_IOIRQS 0x00000004
60#define INTSTS_INTRQ 0x00000002
61#define INTSTS_ACTEINT 0x00000001
62
63#define ECMODE_VALUE 0x01
64
65static struct scc_ports {
66 unsigned long ctl, dma;
Bartlomiej Zolnierkiewicz48c3c102008-07-23 19:55:57 +020067 struct ide_host *host; /* for removing port from system */
Kou Ishizakibde18a22007-02-17 02:40:22 +010068} scc_ports[MAX_HWIFS];
69
70/* PIO transfer mode table */
71/* JCHST */
72static unsigned long JCHSTtbl[2][7] = {
73 {0x0E, 0x05, 0x02, 0x03, 0x02, 0x00, 0x00}, /* 100MHz */
74 {0x13, 0x07, 0x04, 0x04, 0x03, 0x00, 0x00} /* 133MHz */
75};
76
77/* JCHHT */
78static unsigned long JCHHTtbl[2][7] = {
79 {0x0E, 0x02, 0x02, 0x02, 0x02, 0x00, 0x00}, /* 100MHz */
80 {0x13, 0x03, 0x03, 0x03, 0x03, 0x00, 0x00} /* 133MHz */
81};
82
83/* JCHCT */
84static unsigned long JCHCTtbl[2][7] = {
85 {0x1D, 0x1D, 0x1C, 0x0B, 0x06, 0x00, 0x00}, /* 100MHz */
86 {0x27, 0x26, 0x26, 0x0E, 0x09, 0x00, 0x00} /* 133MHz */
87};
88
89
90/* DMA transfer mode table */
91/* JCHDCTM/JCHDCTS */
92static unsigned long JCHDCTxtbl[2][7] = {
93 {0x0A, 0x06, 0x04, 0x03, 0x01, 0x00, 0x00}, /* 100MHz */
94 {0x0E, 0x09, 0x06, 0x04, 0x02, 0x01, 0x00} /* 133MHz */
95};
96
97/* JCSTWTM/JCSTWTS */
98static unsigned long JCSTWTxtbl[2][7] = {
99 {0x06, 0x04, 0x03, 0x02, 0x02, 0x02, 0x00}, /* 100MHz */
100 {0x09, 0x06, 0x04, 0x02, 0x02, 0x02, 0x02} /* 133MHz */
101};
102
103/* JCTSS */
104static unsigned long JCTSStbl[2][7] = {
105 {0x05, 0x05, 0x05, 0x05, 0x05, 0x05, 0x00}, /* 100MHz */
106 {0x05, 0x05, 0x05, 0x05, 0x05, 0x05, 0x05} /* 133MHz */
107};
108
109/* JCENVT */
110static unsigned long JCENVTtbl[2][7] = {
111 {0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x00}, /* 100MHz */
112 {0x02, 0x02, 0x02, 0x02, 0x02, 0x02, 0x02} /* 133MHz */
113};
114
115/* JCACTSELS/JCACTSELM */
116static unsigned long JCACTSELtbl[2][7] = {
117 {0x00, 0x00, 0x00, 0x00, 0x01, 0x01, 0x00}, /* 100MHz */
118 {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01} /* 133MHz */
119};
120
121
122static u8 scc_ide_inb(unsigned long port)
123{
124 u32 data = in_be32((void*)port);
125 return (u8)data;
126}
127
Bartlomiej Zolnierkiewiczc6dfa862008-07-23 19:55:51 +0200128static void scc_exec_command(ide_hwif_t *hwif, u8 cmd)
129{
130 out_be32((void *)hwif->io_ports.command_addr, cmd);
131 eieio();
132 in_be32((void *)(hwif->dma_base + 0x01c));
133 eieio();
134}
135
Bartlomiej Zolnierkiewiczb73c7ee2008-07-23 19:55:52 +0200136static u8 scc_read_status(ide_hwif_t *hwif)
137{
138 return (u8)in_be32((void *)hwif->io_ports.status_addr);
139}
140
Bartlomiej Zolnierkiewicz1f6d8a02008-07-23 19:55:52 +0200141static u8 scc_read_altstatus(ide_hwif_t *hwif)
142{
143 return (u8)in_be32((void *)hwif->io_ports.ctl_addr);
144}
145
Sergei Shtylyov592b5312009-01-06 17:21:02 +0100146static u8 scc_dma_sff_read_status(ide_hwif_t *hwif)
Bartlomiej Zolnierkiewiczb2f951a2008-07-23 19:55:50 +0200147{
Bartlomiej Zolnierkiewiczcab7f8e2008-07-23 19:55:51 +0200148 return (u8)in_be32((void *)(hwif->dma_base + 4));
Bartlomiej Zolnierkiewiczb2f951a2008-07-23 19:55:50 +0200149}
150
Sergei Shtylyovecf3a312009-03-31 20:15:30 +0200151static void scc_write_devctl(ide_hwif_t *hwif, u8 ctl)
Bartlomiej Zolnierkiewicz6e6afb32008-07-23 19:55:52 +0200152{
Bartlomiej Zolnierkiewicz6e6afb32008-07-23 19:55:52 +0200153 out_be32((void *)hwif->io_ports.ctl_addr, ctl);
154 eieio();
155 in_be32((void *)(hwif->dma_base + 0x01c));
156 eieio();
157}
158
Kou Ishizakibde18a22007-02-17 02:40:22 +0100159static void scc_ide_insw(unsigned long port, void *addr, u32 count)
160{
161 u16 *ptr = (u16 *)addr;
162 while (count--) {
163 *ptr++ = le16_to_cpu(in_be32((void*)port));
164 }
165}
166
167static void scc_ide_insl(unsigned long port, void *addr, u32 count)
168{
169 u16 *ptr = (u16 *)addr;
170 while (count--) {
171 *ptr++ = le16_to_cpu(in_be32((void*)port));
172 *ptr++ = le16_to_cpu(in_be32((void*)port));
173 }
174}
175
176static void scc_ide_outb(u8 addr, unsigned long port)
177{
178 out_be32((void*)port, addr);
179}
180
Kou Ishizakibde18a22007-02-17 02:40:22 +0100181static void
182scc_ide_outsw(unsigned long port, void *addr, u32 count)
183{
184 u16 *ptr = (u16 *)addr;
185 while (count--) {
186 out_be32((void*)port, cpu_to_le16(*ptr++));
187 }
188}
189
190static void
191scc_ide_outsl(unsigned long port, void *addr, u32 count)
192{
193 u16 *ptr = (u16 *)addr;
194 while (count--) {
195 out_be32((void*)port, cpu_to_le16(*ptr++));
196 out_be32((void*)port, cpu_to_le16(*ptr++));
197 }
198}
199
200/**
Bartlomiej Zolnierkiewicz88b2b322007-10-13 17:47:51 +0200201 * scc_set_pio_mode - set host controller for PIO mode
Bartlomiej Zolnierkiewicze085b3c2010-01-19 01:44:41 -0800202 * @hwif: port
Bartlomiej Zolnierkiewicz88b2b322007-10-13 17:47:51 +0200203 * @drive: drive
Kou Ishizakibde18a22007-02-17 02:40:22 +0100204 *
205 * Load the timing settings for this device mode into the
206 * controller.
207 */
208
Bartlomiej Zolnierkiewicze085b3c2010-01-19 01:44:41 -0800209static void scc_set_pio_mode(ide_hwif_t *hwif, ide_drive_t *drive)
Kou Ishizakibde18a22007-02-17 02:40:22 +0100210{
Kou Ishizakibde18a22007-02-17 02:40:22 +0100211 struct scc_ports *ports = ide_get_hwifdata(hwif);
212 unsigned long ctl_base = ports->ctl;
213 unsigned long cckctrl_port = ctl_base + 0xff0;
214 unsigned long piosht_port = ctl_base + 0x000;
215 unsigned long pioct_port = ctl_base + 0x004;
216 unsigned long reg;
Kou Ishizakibde18a22007-02-17 02:40:22 +0100217 int offset;
Bartlomiej Zolnierkiewicze085b3c2010-01-19 01:44:41 -0800218 const u8 pio = drive->pio_mode - XFER_PIO_0;
Kou Ishizakibde18a22007-02-17 02:40:22 +0100219
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100220 reg = in_be32((void __iomem *)cckctrl_port);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100221 if (reg & CCKCTRL_ATACLKOEN) {
222 offset = 1; /* 133MHz */
223 } else {
224 offset = 0; /* 100MHz */
225 }
Bartlomiej Zolnierkiewicz3fcece62007-08-01 23:46:46 +0200226 reg = JCHSTtbl[offset][pio] << 16 | JCHHTtbl[offset][pio];
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100227 out_be32((void __iomem *)piosht_port, reg);
Bartlomiej Zolnierkiewicz3fcece62007-08-01 23:46:46 +0200228 reg = JCHCTtbl[offset][pio];
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100229 out_be32((void __iomem *)pioct_port, reg);
Bartlomiej Zolnierkiewicz3fcece62007-08-01 23:46:46 +0200230}
Kou Ishizakibde18a22007-02-17 02:40:22 +0100231
Kou Ishizakibde18a22007-02-17 02:40:22 +0100232/**
Bartlomiej Zolnierkiewicz88b2b322007-10-13 17:47:51 +0200233 * scc_set_dma_mode - set host controller for DMA mode
Bartlomiej Zolnierkiewicz87761682010-01-19 01:45:29 -0800234 * @hwif: port
Bartlomiej Zolnierkiewicz88b2b322007-10-13 17:47:51 +0200235 * @drive: drive
Kou Ishizakibde18a22007-02-17 02:40:22 +0100236 *
237 * Load the timing settings for this device mode into the
238 * controller.
239 */
240
Bartlomiej Zolnierkiewicz87761682010-01-19 01:45:29 -0800241static void scc_set_dma_mode(ide_hwif_t *hwif, ide_drive_t *drive)
Kou Ishizakibde18a22007-02-17 02:40:22 +0100242{
Kou Ishizakibde18a22007-02-17 02:40:22 +0100243 struct scc_ports *ports = ide_get_hwifdata(hwif);
244 unsigned long ctl_base = ports->ctl;
245 unsigned long cckctrl_port = ctl_base + 0xff0;
246 unsigned long mdmact_port = ctl_base + 0x008;
247 unsigned long mcrcst_port = ctl_base + 0x00c;
248 unsigned long sdmact_port = ctl_base + 0x010;
249 unsigned long scrcst_port = ctl_base + 0x014;
250 unsigned long udenvt_port = ctl_base + 0x018;
251 unsigned long tdvhsel_port = ctl_base + 0x020;
Bartlomiej Zolnierkiewicz5e7f3a42009-01-06 17:20:56 +0100252 int is_slave = drive->dn & 1;
Kou Ishizakibde18a22007-02-17 02:40:22 +0100253 int offset, idx;
254 unsigned long reg;
255 unsigned long jcactsel;
Bartlomiej Zolnierkiewicz87761682010-01-19 01:45:29 -0800256 const u8 speed = drive->dma_mode;
Kou Ishizakibde18a22007-02-17 02:40:22 +0100257
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100258 reg = in_be32((void __iomem *)cckctrl_port);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100259 if (reg & CCKCTRL_ATACLKOEN) {
260 offset = 1; /* 133MHz */
261 } else {
262 offset = 0; /* 100MHz */
263 }
264
Bartlomiej Zolnierkiewicz4db90a12008-01-25 22:17:18 +0100265 idx = speed - XFER_UDMA_0;
Kou Ishizakibde18a22007-02-17 02:40:22 +0100266
267 jcactsel = JCACTSELtbl[offset][idx];
268 if (is_slave) {
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100269 out_be32((void __iomem *)sdmact_port, JCHDCTxtbl[offset][idx]);
270 out_be32((void __iomem *)scrcst_port, JCSTWTxtbl[offset][idx]);
271 jcactsel = jcactsel << 2;
272 out_be32((void __iomem *)tdvhsel_port, (in_be32((void __iomem *)tdvhsel_port) & ~TDVHSEL_SLAVE) | jcactsel);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100273 } else {
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100274 out_be32((void __iomem *)mdmact_port, JCHDCTxtbl[offset][idx]);
275 out_be32((void __iomem *)mcrcst_port, JCSTWTxtbl[offset][idx]);
276 out_be32((void __iomem *)tdvhsel_port, (in_be32((void __iomem *)tdvhsel_port) & ~TDVHSEL_MASTER) | jcactsel);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100277 }
278 reg = JCTSStbl[offset][idx] << 16 | JCENVTtbl[offset][idx];
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100279 out_be32((void __iomem *)udenvt_port, reg);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100280}
281
Bartlomiej Zolnierkiewicz669185e2008-04-28 23:44:41 +0200282static void scc_dma_host_set(ide_drive_t *drive, int on)
283{
284 ide_hwif_t *hwif = drive->hwif;
Bartlomiej Zolnierkiewicz123995b2008-10-13 21:39:40 +0200285 u8 unit = drive->dn & 1;
Sergei Shtylyovc2ce5ca2009-01-06 17:21:02 +0100286 u8 dma_stat = scc_dma_sff_read_status(hwif);
Bartlomiej Zolnierkiewicz669185e2008-04-28 23:44:41 +0200287
288 if (on)
289 dma_stat |= (1 << (5 + unit));
290 else
291 dma_stat &= ~(1 << (5 + unit));
292
Bartlomiej Zolnierkiewiczcab7f8e2008-07-23 19:55:51 +0200293 scc_ide_outb(dma_stat, hwif->dma_base + 4);
Bartlomiej Zolnierkiewicz669185e2008-04-28 23:44:41 +0200294}
295
Kou Ishizakibde18a22007-02-17 02:40:22 +0100296/**
Bartlomiej Zolnierkiewicz229816942009-03-27 12:46:46 +0100297 * scc_dma_setup - begin a DMA phase
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100298 * @drive: target device
Bartlomiej Zolnierkiewicz229816942009-03-27 12:46:46 +0100299 * @cmd: command
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100300 *
301 * Build an IDE DMA PRD (IDE speak for scatter gather table)
302 * and then set up the DMA transfer registers.
303 *
304 * Returns 0 on success. If a PIO fallback is required then 1
305 * is returned.
306 */
307
Bartlomiej Zolnierkiewicz229816942009-03-27 12:46:46 +0100308static int scc_dma_setup(ide_drive_t *drive, struct ide_cmd *cmd)
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100309{
310 ide_hwif_t *hwif = drive->hwif;
Bartlomiej Zolnierkiewicz229816942009-03-27 12:46:46 +0100311 u32 rw = (cmd->tf_flags & IDE_TFLAG_WRITE) ? 0 : ATA_DMA_WR;
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100312 u8 dma_stat;
313
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100314 /* fall back to pio! */
Bartlomiej Zolnierkiewicz11998b32009-03-31 20:15:21 +0200315 if (ide_build_dmatable(drive, cmd) == 0)
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100316 return 1;
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100317
318 /* PRD table */
Bartlomiej Zolnierkiewicz55224bc2008-04-28 23:44:42 +0200319 out_be32((void __iomem *)(hwif->dma_base + 8), hwif->dmatable_dma);
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100320
321 /* specify r/w */
Bartlomiej Zolnierkiewicz229816942009-03-27 12:46:46 +0100322 out_be32((void __iomem *)hwif->dma_base, rw);
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100323
Bartlomiej Zolnierkiewiczcab7f8e2008-07-23 19:55:51 +0200324 /* read DMA status for INTR & ERROR flags */
Sergei Shtylyovc2ce5ca2009-01-06 17:21:02 +0100325 dma_stat = scc_dma_sff_read_status(hwif);
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100326
327 /* clear INTR & ERROR flags */
Bartlomiej Zolnierkiewiczcab7f8e2008-07-23 19:55:51 +0200328 out_be32((void __iomem *)(hwif->dma_base + 4), dma_stat | 6);
Bartlomiej Zolnierkiewicz88b41322009-03-31 20:15:22 +0200329
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100330 return 0;
331}
332
Bartlomiej Zolnierkiewicz669185e2008-04-28 23:44:41 +0200333static void scc_dma_start(ide_drive_t *drive)
334{
335 ide_hwif_t *hwif = drive->hwif;
Bartlomiej Zolnierkiewiczcab7f8e2008-07-23 19:55:51 +0200336 u8 dma_cmd = scc_ide_inb(hwif->dma_base);
Bartlomiej Zolnierkiewicz669185e2008-04-28 23:44:41 +0200337
338 /* start DMA */
Bartlomiej Zolnierkiewiczcab7f8e2008-07-23 19:55:51 +0200339 scc_ide_outb(dma_cmd | 1, hwif->dma_base);
Bartlomiej Zolnierkiewicz669185e2008-04-28 23:44:41 +0200340}
341
342static int __scc_dma_end(ide_drive_t *drive)
343{
344 ide_hwif_t *hwif = drive->hwif;
345 u8 dma_stat, dma_cmd;
346
Bartlomiej Zolnierkiewicz669185e2008-04-28 23:44:41 +0200347 /* get DMA command mode */
Bartlomiej Zolnierkiewiczcab7f8e2008-07-23 19:55:51 +0200348 dma_cmd = scc_ide_inb(hwif->dma_base);
Bartlomiej Zolnierkiewicz669185e2008-04-28 23:44:41 +0200349 /* stop DMA */
Bartlomiej Zolnierkiewiczcab7f8e2008-07-23 19:55:51 +0200350 scc_ide_outb(dma_cmd & ~1, hwif->dma_base);
Bartlomiej Zolnierkiewicz669185e2008-04-28 23:44:41 +0200351 /* get DMA status */
Sergei Shtylyovc2ce5ca2009-01-06 17:21:02 +0100352 dma_stat = scc_dma_sff_read_status(hwif);
Bartlomiej Zolnierkiewicz669185e2008-04-28 23:44:41 +0200353 /* clear the INTR & ERROR bits */
Bartlomiej Zolnierkiewiczcab7f8e2008-07-23 19:55:51 +0200354 scc_ide_outb(dma_stat | 6, hwif->dma_base + 4);
Bartlomiej Zolnierkiewicz669185e2008-04-28 23:44:41 +0200355 /* verify good DMA status */
Bartlomiej Zolnierkiewicz669185e2008-04-28 23:44:41 +0200356 return (dma_stat & 7) != 4 ? (0x10 | dma_stat) : 0;
357}
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100358
359/**
Bartlomiej Zolnierkiewicz5e37bdc2008-04-26 22:25:24 +0200360 * scc_dma_end - Stop DMA
Kou Ishizakibde18a22007-02-17 02:40:22 +0100361 * @drive: IDE drive
362 *
363 * Check and clear INT Status register.
Bartlomiej Zolnierkiewicz669185e2008-04-28 23:44:41 +0200364 * Then call __scc_dma_end().
Kou Ishizakibde18a22007-02-17 02:40:22 +0100365 */
366
Bartlomiej Zolnierkiewicz5e37bdc2008-04-26 22:25:24 +0200367static int scc_dma_end(ide_drive_t *drive)
Kou Ishizakibde18a22007-02-17 02:40:22 +0100368{
Bartlomiej Zolnierkiewicz898ec222009-01-06 17:20:52 +0100369 ide_hwif_t *hwif = drive->hwif;
Bartlomiej Zolnierkiewiczcab7f8e2008-07-23 19:55:51 +0200370 void __iomem *dma_base = (void __iomem *)hwif->dma_base;
Kou Ishizakibde18a22007-02-17 02:40:22 +0100371 unsigned long intsts_port = hwif->dma_base + 0x014;
372 u32 reg;
Kou Ishizaki4ae41ff2007-07-20 01:11:53 +0200373 int dma_stat, data_loss = 0;
374 static int retry = 0;
375
376 /* errata A308 workaround: Step5 (check data loss) */
377 /* We don't check non ide_disk because it is limited to UDMA4 */
Bartlomiej Zolnierkiewicz4c3032d2008-04-27 15:38:32 +0200378 if (!(in_be32((void __iomem *)hwif->io_ports.ctl_addr)
Bartlomiej Zolnierkiewicz3a7d2482008-10-10 22:39:21 +0200379 & ATA_ERR) &&
Kou Ishizaki4ae41ff2007-07-20 01:11:53 +0200380 drive->media == ide_disk && drive->current_speed > XFER_UDMA_4) {
381 reg = in_be32((void __iomem *)intsts_port);
382 if (!(reg & INTSTS_ACTEINT)) {
383 printk(KERN_WARNING "%s: operation failed (transfer data loss)\n",
384 drive->name);
385 data_loss = 1;
386 if (retry++) {
Bartlomiej Zolnierkiewiczb65fac32009-01-06 17:20:50 +0100387 struct request *rq = hwif->rq;
Bartlomiej Zolnierkiewicz2bd24a12009-01-06 17:20:56 +0100388 ide_drive_t *drive;
389 int i;
390
Kou Ishizaki4ae41ff2007-07-20 01:11:53 +0200391 /* ERROR_RESET and drive->crc_count are needed
392 * to reduce DMA transfer mode in retry process.
393 */
394 if (rq)
395 rq->errors |= ERROR_RESET;
Bartlomiej Zolnierkiewicz5e7f3a42009-01-06 17:20:56 +0100396
Bartlomiej Zolnierkiewicz2bd24a12009-01-06 17:20:56 +0100397 ide_port_for_each_dev(i, drive, hwif)
Kou Ishizaki4ae41ff2007-07-20 01:11:53 +0200398 drive->crc_count++;
Kou Ishizaki4ae41ff2007-07-20 01:11:53 +0200399 }
400 }
401 }
Kou Ishizakibde18a22007-02-17 02:40:22 +0100402
403 while (1) {
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100404 reg = in_be32((void __iomem *)intsts_port);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100405
406 if (reg & INTSTS_SERROR) {
407 printk(KERN_WARNING "%s: SERROR\n", SCC_PATA_NAME);
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100408 out_be32((void __iomem *)intsts_port, INTSTS_SERROR|INTSTS_BMSINT);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100409
Bartlomiej Zolnierkiewiczcab7f8e2008-07-23 19:55:51 +0200410 out_be32(dma_base, in_be32(dma_base) & ~QCHCD_IOS_SS);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100411 continue;
412 }
413
414 if (reg & INTSTS_PRERR) {
415 u32 maea0, maec0;
416 unsigned long ctl_base = hwif->config_data;
417
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100418 maea0 = in_be32((void __iomem *)(ctl_base + 0xF50));
419 maec0 = in_be32((void __iomem *)(ctl_base + 0xF54));
Kou Ishizakibde18a22007-02-17 02:40:22 +0100420
421 printk(KERN_WARNING "%s: PRERR [addr:%x cmd:%x]\n", SCC_PATA_NAME, maea0, maec0);
422
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100423 out_be32((void __iomem *)intsts_port, INTSTS_PRERR|INTSTS_BMSINT);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100424
Bartlomiej Zolnierkiewiczcab7f8e2008-07-23 19:55:51 +0200425 out_be32(dma_base, in_be32(dma_base) & ~QCHCD_IOS_SS);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100426 continue;
427 }
428
429 if (reg & INTSTS_RERR) {
430 printk(KERN_WARNING "%s: Response Error\n", SCC_PATA_NAME);
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100431 out_be32((void __iomem *)intsts_port, INTSTS_RERR|INTSTS_BMSINT);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100432
Bartlomiej Zolnierkiewiczcab7f8e2008-07-23 19:55:51 +0200433 out_be32(dma_base, in_be32(dma_base) & ~QCHCD_IOS_SS);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100434 continue;
435 }
436
437 if (reg & INTSTS_ICERR) {
Bartlomiej Zolnierkiewiczcab7f8e2008-07-23 19:55:51 +0200438 out_be32(dma_base, in_be32(dma_base) & ~QCHCD_IOS_SS);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100439
440 printk(KERN_WARNING "%s: Illegal Configuration\n", SCC_PATA_NAME);
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100441 out_be32((void __iomem *)intsts_port, INTSTS_ICERR|INTSTS_BMSINT);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100442 continue;
443 }
444
445 if (reg & INTSTS_BMSINT) {
446 printk(KERN_WARNING "%s: Internal Bus Error\n", SCC_PATA_NAME);
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100447 out_be32((void __iomem *)intsts_port, INTSTS_BMSINT);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100448
449 ide_do_reset(drive);
450 continue;
451 }
452
453 if (reg & INTSTS_BMHE) {
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100454 out_be32((void __iomem *)intsts_port, INTSTS_BMHE);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100455 continue;
456 }
457
458 if (reg & INTSTS_ACTEINT) {
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100459 out_be32((void __iomem *)intsts_port, INTSTS_ACTEINT);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100460 continue;
461 }
462
463 if (reg & INTSTS_IOIRQS) {
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100464 out_be32((void __iomem *)intsts_port, INTSTS_IOIRQS);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100465 continue;
466 }
467 break;
468 }
469
Bartlomiej Zolnierkiewicz669185e2008-04-28 23:44:41 +0200470 dma_stat = __scc_dma_end(drive);
Kou Ishizaki4ae41ff2007-07-20 01:11:53 +0200471 if (data_loss)
472 dma_stat |= 2; /* emulate DMA error (to retry command) */
473 return dma_stat;
Kou Ishizakibde18a22007-02-17 02:40:22 +0100474}
475
Akira Iguchi06a99522007-03-03 17:48:55 +0100476/* returns 1 if dma irq issued, 0 otherwise */
477static int scc_dma_test_irq(ide_drive_t *drive)
478{
Bartlomiej Zolnierkiewicz898ec222009-01-06 17:20:52 +0100479 ide_hwif_t *hwif = drive->hwif;
Kou Ishizaki4ae41ff2007-07-20 01:11:53 +0200480 u32 int_stat = in_be32((void __iomem *)hwif->dma_base + 0x014);
Akira Iguchi06a99522007-03-03 17:48:55 +0100481
Kou Ishizaki4ae41ff2007-07-20 01:11:53 +0200482 /* SCC errata A252,A308 workaround: Step4 */
Bartlomiej Zolnierkiewicz4c3032d2008-04-27 15:38:32 +0200483 if ((in_be32((void __iomem *)hwif->io_ports.ctl_addr)
Bartlomiej Zolnierkiewicz3a7d2482008-10-10 22:39:21 +0200484 & ATA_ERR) &&
Kou Ishizaki4ae41ff2007-07-20 01:11:53 +0200485 (int_stat & INTSTS_INTRQ))
Akira Iguchi06a99522007-03-03 17:48:55 +0100486 return 1;
487
Kou Ishizaki4ae41ff2007-07-20 01:11:53 +0200488 /* SCC errata A308 workaround: Step5 (polling IOIRQS) */
489 if (int_stat & INTSTS_IOIRQS)
Akira Iguchi06a99522007-03-03 17:48:55 +0100490 return 1;
491
Akira Iguchi06a99522007-03-03 17:48:55 +0100492 return 0;
493}
494
Kou Ishizaki4ae41ff2007-07-20 01:11:53 +0200495static u8 scc_udma_filter(ide_drive_t *drive)
496{
497 ide_hwif_t *hwif = drive->hwif;
498 u8 mask = hwif->ultra_mask;
499
500 /* errata A308 workaround: limit non ide_disk drive to UDMA4 */
501 if ((drive->media != ide_disk) && (mask & 0xE0)) {
502 printk(KERN_INFO "%s: limit %s to UDMA4\n",
503 SCC_PATA_NAME, drive->name);
Bartlomiej Zolnierkiewicz5f8b6c32007-10-19 00:30:07 +0200504 mask = ATA_UDMA4;
Kou Ishizaki4ae41ff2007-07-20 01:11:53 +0200505 }
506
507 return mask;
508}
509
Kou Ishizakibde18a22007-02-17 02:40:22 +0100510/**
511 * setup_mmio_scc - map CTRL/BMID region
512 * @dev: PCI device we are configuring
513 * @name: device name
514 *
515 */
516
517static int setup_mmio_scc (struct pci_dev *dev, const char *name)
518{
Al Viro0bd84962007-07-26 17:36:09 +0100519 void __iomem *ctl_addr;
520 void __iomem *dma_addr;
Bartlomiej Zolnierkiewicz0d1bad22008-04-26 22:25:19 +0200521 int i, ret;
Kou Ishizakibde18a22007-02-17 02:40:22 +0100522
523 for (i = 0; i < MAX_HWIFS; i++) {
524 if (scc_ports[i].ctl == 0)
525 break;
526 }
527 if (i >= MAX_HWIFS)
528 return -ENOMEM;
529
Bartlomiej Zolnierkiewicz0d1bad22008-04-26 22:25:19 +0200530 ret = pci_request_selected_regions(dev, (1 << 2) - 1, name);
531 if (ret < 0) {
532 printk(KERN_ERR "%s: can't reserve resources\n", name);
533 return ret;
Kou Ishizakibde18a22007-02-17 02:40:22 +0100534 }
535
Arjan van de Ven1f1ab272008-10-23 23:22:07 +0200536 ctl_addr = pci_ioremap_bar(dev, 0);
537 if (!ctl_addr)
Bartlomiej Zolnierkiewicz0d1bad22008-04-26 22:25:19 +0200538 goto fail_0;
Kou Ishizakibde18a22007-02-17 02:40:22 +0100539
Arjan van de Ven1f1ab272008-10-23 23:22:07 +0200540 dma_addr = pci_ioremap_bar(dev, 1);
541 if (!dma_addr)
Bartlomiej Zolnierkiewicz0d1bad22008-04-26 22:25:19 +0200542 goto fail_1;
Kou Ishizakibde18a22007-02-17 02:40:22 +0100543
544 pci_set_master(dev);
545 scc_ports[i].ctl = (unsigned long)ctl_addr;
546 scc_ports[i].dma = (unsigned long)dma_addr;
547 pci_set_drvdata(dev, (void *) &scc_ports[i]);
548
549 return 1;
550
Kou Ishizakibde18a22007-02-17 02:40:22 +0100551 fail_1:
Bartlomiej Zolnierkiewicz0d1bad22008-04-26 22:25:19 +0200552 iounmap(ctl_addr);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100553 fail_0:
554 return -ENOMEM;
555}
556
Akira Iguchi3d53ba82008-04-18 00:46:25 +0200557static int scc_ide_setup_pci_device(struct pci_dev *dev,
558 const struct ide_port_info *d)
559{
560 struct scc_ports *ports = pci_get_drvdata(dev);
Bartlomiej Zolnierkiewicz48c3c102008-07-23 19:55:57 +0200561 struct ide_host *host;
Bartlomiej Zolnierkiewicz9f36d312009-05-17 19:12:25 +0200562 struct ide_hw hw, *hws[] = { &hw };
Bartlomiej Zolnierkiewicz6f904d02008-07-23 19:55:57 +0200563 int i, rc;
Akira Iguchi3d53ba82008-04-18 00:46:25 +0200564
Akira Iguchi3d53ba82008-04-18 00:46:25 +0200565 memset(&hw, 0, sizeof(hw));
Bartlomiej Zolnierkiewicz4c3032d2008-04-27 15:38:32 +0200566 for (i = 0; i <= 8; i++)
567 hw.io_ports_array[i] = ports->dma + 0x20 + i * 4;
Akira Iguchi3d53ba82008-04-18 00:46:25 +0200568 hw.irq = dev->irq;
569 hw.dev = &dev->dev;
Akira Iguchi3d53ba82008-04-18 00:46:25 +0200570
Bartlomiej Zolnierkiewiczdca39832009-05-17 19:12:24 +0200571 rc = ide_host_add(d, hws, 1, &host);
Bartlomiej Zolnierkiewicz6f904d02008-07-23 19:55:57 +0200572 if (rc)
573 return rc;
Bartlomiej Zolnierkiewicz48c3c102008-07-23 19:55:57 +0200574
575 ports->host = host;
Akira Iguchi3d53ba82008-04-18 00:46:25 +0200576
577 return 0;
578}
579
Kou Ishizakibde18a22007-02-17 02:40:22 +0100580/**
581 * init_setup_scc - set up an SCC PATA Controller
582 * @dev: PCI device
Bartlomiej Zolnierkiewicz039788e2007-10-20 00:32:34 +0200583 * @d: IDE port info
Kou Ishizakibde18a22007-02-17 02:40:22 +0100584 *
585 * Perform the initial set up for this device.
586 */
587
Bartlomiej Zolnierkiewicz039788e2007-10-20 00:32:34 +0200588static int __devinit init_setup_scc(struct pci_dev *dev,
Bartlomiej Zolnierkiewicz85620432007-10-20 00:32:34 +0200589 const struct ide_port_info *d)
Kou Ishizakibde18a22007-02-17 02:40:22 +0100590{
591 unsigned long ctl_base;
592 unsigned long dma_base;
593 unsigned long cckctrl_port;
594 unsigned long intmask_port;
595 unsigned long mode_port;
596 unsigned long ecmode_port;
Kou Ishizakibde18a22007-02-17 02:40:22 +0100597 u32 reg = 0;
598 struct scc_ports *ports;
599 int rc;
600
Akira Iguchi3d53ba82008-04-18 00:46:25 +0200601 rc = pci_enable_device(dev);
602 if (rc)
603 goto end;
604
Kou Ishizakibde18a22007-02-17 02:40:22 +0100605 rc = setup_mmio_scc(dev, d->name);
Akira Iguchi3d53ba82008-04-18 00:46:25 +0200606 if (rc < 0)
607 goto end;
Kou Ishizakibde18a22007-02-17 02:40:22 +0100608
609 ports = pci_get_drvdata(dev);
610 ctl_base = ports->ctl;
611 dma_base = ports->dma;
612 cckctrl_port = ctl_base + 0xff0;
613 intmask_port = dma_base + 0x010;
614 mode_port = ctl_base + 0x024;
615 ecmode_port = ctl_base + 0xf00;
Kou Ishizakibde18a22007-02-17 02:40:22 +0100616
617 /* controller initialization */
618 reg = 0;
619 out_be32((void*)cckctrl_port, reg);
620 reg |= CCKCTRL_ATACLKOEN;
621 out_be32((void*)cckctrl_port, reg);
622 reg |= CCKCTRL_LCLKEN | CCKCTRL_OCLKEN;
623 out_be32((void*)cckctrl_port, reg);
624 reg |= CCKCTRL_CRST;
625 out_be32((void*)cckctrl_port, reg);
626
627 for (;;) {
628 reg = in_be32((void*)cckctrl_port);
629 if (reg & CCKCTRL_CRST)
630 break;
631 udelay(5000);
632 }
633
634 reg |= CCKCTRL_ATARESET;
635 out_be32((void*)cckctrl_port, reg);
636
637 out_be32((void*)ecmode_port, ECMODE_VALUE);
638 out_be32((void*)mode_port, MODE_JCUSFEN);
639 out_be32((void*)intmask_port, INTMASK_MSK);
640
Akira Iguchi3d53ba82008-04-18 00:46:25 +0200641 rc = scc_ide_setup_pci_device(dev, d);
642
643 end:
644 return rc;
Kou Ishizakibde18a22007-02-17 02:40:22 +0100645}
646
Sergei Shtylyovc9ff9e72009-04-08 14:13:03 +0200647static void scc_tf_load(ide_drive_t *drive, struct ide_taskfile *tf, u8 valid)
Bartlomiej Zolnierkiewiczdb2432c2008-04-28 23:44:40 +0200648{
649 struct ide_io_ports *io_ports = &drive->hwif->io_ports;
Sergei Shtylyov60f85012009-04-08 14:13:01 +0200650
651 if (valid & IDE_VALID_FEATURE)
Bartlomiej Zolnierkiewiczdb2432c2008-04-28 23:44:40 +0200652 scc_ide_outb(tf->feature, io_ports->feature_addr);
Sergei Shtylyov60f85012009-04-08 14:13:01 +0200653 if (valid & IDE_VALID_NSECT)
Bartlomiej Zolnierkiewiczdb2432c2008-04-28 23:44:40 +0200654 scc_ide_outb(tf->nsect, io_ports->nsect_addr);
Sergei Shtylyov60f85012009-04-08 14:13:01 +0200655 if (valid & IDE_VALID_LBAL)
Bartlomiej Zolnierkiewiczdb2432c2008-04-28 23:44:40 +0200656 scc_ide_outb(tf->lbal, io_ports->lbal_addr);
Sergei Shtylyov60f85012009-04-08 14:13:01 +0200657 if (valid & IDE_VALID_LBAM)
Bartlomiej Zolnierkiewiczdb2432c2008-04-28 23:44:40 +0200658 scc_ide_outb(tf->lbam, io_ports->lbam_addr);
Sergei Shtylyov60f85012009-04-08 14:13:01 +0200659 if (valid & IDE_VALID_LBAH)
Bartlomiej Zolnierkiewiczdb2432c2008-04-28 23:44:40 +0200660 scc_ide_outb(tf->lbah, io_ports->lbah_addr);
Sergei Shtylyov60f85012009-04-08 14:13:01 +0200661 if (valid & IDE_VALID_DEVICE)
Sergei Shtylyov4109d192009-04-08 14:13:02 +0200662 scc_ide_outb(tf->device, io_ports->device_addr);
Bartlomiej Zolnierkiewiczdb2432c2008-04-28 23:44:40 +0200663}
664
Sergei Shtylyov3153c262009-04-08 14:13:03 +0200665static void scc_tf_read(ide_drive_t *drive, struct ide_taskfile *tf, u8 valid)
Bartlomiej Zolnierkiewiczdb2432c2008-04-28 23:44:40 +0200666{
667 struct ide_io_ports *io_ports = &drive->hwif->io_ports;
Bartlomiej Zolnierkiewiczdb2432c2008-04-28 23:44:40 +0200668
Sergei Shtylyov60f85012009-04-08 14:13:01 +0200669 if (valid & IDE_VALID_ERROR)
Sergei Shtylyov67625112009-03-31 20:15:30 +0200670 tf->error = scc_ide_inb(io_ports->feature_addr);
Sergei Shtylyov60f85012009-04-08 14:13:01 +0200671 if (valid & IDE_VALID_NSECT)
Bartlomiej Zolnierkiewiczdb2432c2008-04-28 23:44:40 +0200672 tf->nsect = scc_ide_inb(io_ports->nsect_addr);
Sergei Shtylyov60f85012009-04-08 14:13:01 +0200673 if (valid & IDE_VALID_LBAL)
Bartlomiej Zolnierkiewiczdb2432c2008-04-28 23:44:40 +0200674 tf->lbal = scc_ide_inb(io_ports->lbal_addr);
Sergei Shtylyov60f85012009-04-08 14:13:01 +0200675 if (valid & IDE_VALID_LBAM)
Bartlomiej Zolnierkiewiczdb2432c2008-04-28 23:44:40 +0200676 tf->lbam = scc_ide_inb(io_ports->lbam_addr);
Sergei Shtylyov60f85012009-04-08 14:13:01 +0200677 if (valid & IDE_VALID_LBAH)
Bartlomiej Zolnierkiewiczdb2432c2008-04-28 23:44:40 +0200678 tf->lbah = scc_ide_inb(io_ports->lbah_addr);
Sergei Shtylyov60f85012009-04-08 14:13:01 +0200679 if (valid & IDE_VALID_DEVICE)
Bartlomiej Zolnierkiewiczdb2432c2008-04-28 23:44:40 +0200680 tf->device = scc_ide_inb(io_ports->device_addr);
Bartlomiej Zolnierkiewiczdb2432c2008-04-28 23:44:40 +0200681}
682
Bartlomiej Zolnierkiewiczadb1af92009-03-27 12:46:38 +0100683static void scc_input_data(ide_drive_t *drive, struct ide_cmd *cmd,
Bartlomiej Zolnierkiewiczefa3db12008-04-28 23:44:36 +0200684 void *buf, unsigned int len)
685{
686 unsigned long data_addr = drive->hwif->io_ports.data_addr;
687
688 len++;
689
690 if (drive->io_32bit) {
691 scc_ide_insl(data_addr, buf, len / 4);
692
693 if ((len & 3) >= 2)
694 scc_ide_insw(data_addr, (u8 *)buf + (len & ~3), 1);
695 } else
696 scc_ide_insw(data_addr, buf, len / 2);
697}
698
Bartlomiej Zolnierkiewiczadb1af92009-03-27 12:46:38 +0100699static void scc_output_data(ide_drive_t *drive, struct ide_cmd *cmd,
Bartlomiej Zolnierkiewiczefa3db12008-04-28 23:44:36 +0200700 void *buf, unsigned int len)
701{
702 unsigned long data_addr = drive->hwif->io_ports.data_addr;
703
704 len++;
705
706 if (drive->io_32bit) {
707 scc_ide_outsl(data_addr, buf, len / 4);
708
709 if ((len & 3) >= 2)
710 scc_ide_outsw(data_addr, (u8 *)buf + (len & ~3), 1);
711 } else
712 scc_ide_outsw(data_addr, buf, len / 2);
713}
714
Kou Ishizakibde18a22007-02-17 02:40:22 +0100715/**
716 * init_mmio_iops_scc - set up the iops for MMIO
717 * @hwif: interface to set up
718 *
719 */
720
721static void __devinit init_mmio_iops_scc(ide_hwif_t *hwif)
722{
Bartlomiej Zolnierkiewicz36501652008-02-01 23:09:31 +0100723 struct pci_dev *dev = to_pci_dev(hwif->dev);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100724 struct scc_ports *ports = pci_get_drvdata(dev);
725 unsigned long dma_base = ports->dma;
726
727 ide_set_hwifdata(hwif, ports);
728
Kou Ishizakibde18a22007-02-17 02:40:22 +0100729 hwif->dma_base = dma_base;
730 hwif->config_data = ports->ctl;
Kou Ishizakibde18a22007-02-17 02:40:22 +0100731}
732
733/**
734 * init_iops_scc - set up iops
735 * @hwif: interface to set up
736 *
737 * Do the basic setup for the SCC hardware interface
738 * and then do the MMIO setup.
739 */
740
741static void __devinit init_iops_scc(ide_hwif_t *hwif)
742{
Bartlomiej Zolnierkiewicz36501652008-02-01 23:09:31 +0100743 struct pci_dev *dev = to_pci_dev(hwif->dev);
744
Kou Ishizakibde18a22007-02-17 02:40:22 +0100745 hwif->hwif_data = NULL;
746 if (pci_get_drvdata(dev) == NULL)
747 return;
748 init_mmio_iops_scc(hwif);
749}
750
Bartlomiej Zolnierkiewicz2bbd57c2008-10-13 21:39:47 +0200751static int __devinit scc_init_dma(ide_hwif_t *hwif,
752 const struct ide_port_info *d)
753{
754 return ide_allocate_dma_engine(hwif);
755}
756
Bartlomiej Zolnierkiewiczf454cbe2008-08-05 18:17:04 +0200757static u8 scc_cable_detect(ide_hwif_t *hwif)
Bartlomiej Zolnierkiewiczb4d1c732008-02-02 19:56:29 +0100758{
759 return ATA_CBL_PATA80;
760}
761
Kou Ishizakibde18a22007-02-17 02:40:22 +0100762/**
763 * init_hwif_scc - set up hwif
764 * @hwif: interface to set up
765 *
766 * We do the basic set up of the interface structure. The SCC
767 * requires several custom handlers so we override the default
768 * ide DMA handlers appropriately.
769 */
770
771static void __devinit init_hwif_scc(ide_hwif_t *hwif)
772{
Bartlomiej Zolnierkiewicz0ecdca22007-02-17 02:40:25 +0100773 /* PTERADD */
774 out_be32((void __iomem *)(hwif->dma_base + 0x018), hwif->dmatable_dma);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100775
Bartlomiej Zolnierkiewicz5f8b6c32007-10-19 00:30:07 +0200776 if (in_be32((void __iomem *)(hwif->config_data + 0xff0)) & CCKCTRL_ATACLKOEN)
777 hwif->ultra_mask = ATA_UDMA6; /* 133MHz */
778 else
779 hwif->ultra_mask = ATA_UDMA5; /* 100MHz */
Kou Ishizakibde18a22007-02-17 02:40:22 +0100780}
781
Bartlomiej Zolnierkiewicz374e0422008-07-23 19:55:56 +0200782static const struct ide_tp_ops scc_tp_ops = {
783 .exec_command = scc_exec_command,
784 .read_status = scc_read_status,
785 .read_altstatus = scc_read_altstatus,
Sergei Shtylyovecf3a312009-03-31 20:15:30 +0200786 .write_devctl = scc_write_devctl,
Bartlomiej Zolnierkiewicz374e0422008-07-23 19:55:56 +0200787
Sergei Shtylyovabb596b2009-03-31 20:15:32 +0200788 .dev_select = ide_dev_select,
Bartlomiej Zolnierkiewicz374e0422008-07-23 19:55:56 +0200789 .tf_load = scc_tf_load,
790 .tf_read = scc_tf_read,
791
792 .input_data = scc_input_data,
793 .output_data = scc_output_data,
794};
795
Bartlomiej Zolnierkiewiczac95bee2008-04-26 22:25:14 +0200796static const struct ide_port_ops scc_port_ops = {
797 .set_pio_mode = scc_set_pio_mode,
798 .set_dma_mode = scc_set_dma_mode,
799 .udma_filter = scc_udma_filter,
800 .cable_detect = scc_cable_detect,
801};
802
Bartlomiej Zolnierkiewiczf37afda2008-04-26 22:25:24 +0200803static const struct ide_dma_ops scc_dma_ops = {
Bartlomiej Zolnierkiewicz669185e2008-04-28 23:44:41 +0200804 .dma_host_set = scc_dma_host_set,
Bartlomiej Zolnierkiewicz5e37bdc2008-04-26 22:25:24 +0200805 .dma_setup = scc_dma_setup,
Bartlomiej Zolnierkiewicz669185e2008-04-28 23:44:41 +0200806 .dma_start = scc_dma_start,
Bartlomiej Zolnierkiewicz5e37bdc2008-04-26 22:25:24 +0200807 .dma_end = scc_dma_end,
808 .dma_test_irq = scc_dma_test_irq,
Bartlomiej Zolnierkiewiczf37afda2008-04-26 22:25:24 +0200809 .dma_lost_irq = ide_dma_lost_irq,
Bartlomiej Zolnierkiewicz22117d62009-03-27 12:46:47 +0100810 .dma_timer_expiry = ide_dma_sff_timer_expiry,
Sergei Shtylyov592b5312009-01-06 17:21:02 +0100811 .dma_sff_read_status = scc_dma_sff_read_status,
Bartlomiej Zolnierkiewicz5e37bdc2008-04-26 22:25:24 +0200812};
813
Bartlomiej Zolnierkiewicz304ffd62009-03-27 12:46:26 +0100814static const struct ide_port_info scc_chipset __devinitdata = {
815 .name = "sccIDE",
816 .init_iops = init_iops_scc,
817 .init_dma = scc_init_dma,
818 .init_hwif = init_hwif_scc,
819 .tp_ops = &scc_tp_ops,
820 .port_ops = &scc_port_ops,
821 .dma_ops = &scc_dma_ops,
822 .host_flags = IDE_HFLAG_SINGLE,
Bartlomiej Zolnierkiewicz255115fb2009-03-27 12:46:27 +0100823 .irq_flags = IRQF_SHARED,
Bartlomiej Zolnierkiewicz304ffd62009-03-27 12:46:26 +0100824 .pio_mask = ATA_PIO4,
Bartlomiej Zolnierkiewicz29e52cf2009-05-17 19:12:22 +0200825 .chipset = ide_pci,
Kou Ishizakibde18a22007-02-17 02:40:22 +0100826};
827
828/**
829 * scc_init_one - pci layer discovery entry
830 * @dev: PCI device
831 * @id: ident table entry
832 *
833 * Called by the PCI code when it finds an SCC PATA controller.
834 * We then use the IDE PCI generic helper to do most of the work.
835 */
836
837static int __devinit scc_init_one(struct pci_dev *dev, const struct pci_device_id *id)
838{
Bartlomiej Zolnierkiewicz304ffd62009-03-27 12:46:26 +0100839 return init_setup_scc(dev, &scc_chipset);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100840}
841
842/**
843 * scc_remove - pci layer remove entry
844 * @dev: PCI device
845 *
846 * Called by the PCI code when it removes an SCC PATA controller.
847 */
848
849static void __devexit scc_remove(struct pci_dev *dev)
850{
851 struct scc_ports *ports = pci_get_drvdata(dev);
Bartlomiej Zolnierkiewicz48c3c102008-07-23 19:55:57 +0200852 struct ide_host *host = ports->host;
Kou Ishizakibde18a22007-02-17 02:40:22 +0100853
Bartlomiej Zolnierkiewicz48c3c102008-07-23 19:55:57 +0200854 ide_host_remove(host);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100855
Kou Ishizakibde18a22007-02-17 02:40:22 +0100856 iounmap((void*)ports->dma);
857 iounmap((void*)ports->ctl);
Bartlomiej Zolnierkiewicz0d1bad22008-04-26 22:25:19 +0200858 pci_release_selected_regions(dev, (1 << 2) - 1);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100859 memset(ports, 0, sizeof(*ports));
860}
861
Bartlomiej Zolnierkiewicz9cbcc5e2007-10-16 22:29:56 +0200862static const struct pci_device_id scc_pci_tbl[] = {
863 { PCI_VDEVICE(TOSHIBA_2, PCI_DEVICE_ID_TOSHIBA_SCC_ATA), 0 },
Kou Ishizakibde18a22007-02-17 02:40:22 +0100864 { 0, },
865};
866MODULE_DEVICE_TABLE(pci, scc_pci_tbl);
867
Bartlomiej Zolnierkiewicza9ab09e2008-10-13 21:39:41 +0200868static struct pci_driver scc_pci_driver = {
Kou Ishizakibde18a22007-02-17 02:40:22 +0100869 .name = "SCC IDE",
870 .id_table = scc_pci_tbl,
871 .probe = scc_init_one,
Adrian Bunka69999e2008-08-18 21:40:03 +0200872 .remove = __devexit_p(scc_remove),
Kou Ishizakibde18a22007-02-17 02:40:22 +0100873};
874
Bartlomiej Zolnierkiewicz4cd7d922010-01-08 00:11:01 -0800875static int __init scc_ide_init(void)
Kou Ishizakibde18a22007-02-17 02:40:22 +0100876{
Bartlomiej Zolnierkiewicza9ab09e2008-10-13 21:39:41 +0200877 return ide_pci_register_driver(&scc_pci_driver);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100878}
879
Bartlomiej Zolnierkiewicz4cd7d922010-01-08 00:11:01 -0800880static void __exit scc_ide_exit(void)
Kou Ishizakibde18a22007-02-17 02:40:22 +0100881{
Bartlomiej Zolnierkiewicz4cd7d922010-01-08 00:11:01 -0800882 pci_unregister_driver(&scc_pci_driver);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100883}
Kou Ishizakibde18a22007-02-17 02:40:22 +0100884
Bartlomiej Zolnierkiewicz4cd7d922010-01-08 00:11:01 -0800885module_init(scc_ide_init);
886module_exit(scc_ide_exit);
Kou Ishizakibde18a22007-02-17 02:40:22 +0100887
888MODULE_DESCRIPTION("PCI driver module for Toshiba SCC IDE");
889MODULE_LICENSE("GPL");